ENC28J60-I/SO Microchip Technology, ENC28J60-I/SO Datasheet - Page 3

• Manufacturer Part Number: ENC28J60-I/SO
• Description: IC ETHERNET CTRLR W/SPI 28SOIC
• Manufacturer: Microchip Technology

Specifications of ENC28J60-I/SO

• Package / Case: 28-SOIC (7.5mm Width)
• Controller Type: Ethernet Controller, MAC/10Base-T
• Interface: SPI
• Voltage - Supply: 3.1 V ~ 3.6 V
• Current - Supply: 160mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Input Voltage Range (max): 5.5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.1 V to 3.6 V
• Supply Current (max): 180 mA
• Data Rate: 10Mbps
• No. Of Ports: 1
• Ethernet Type: IEEE 802.3
• Interface Type: SPI
• Supply Current: 180mA
• Supply Voltage Range: 3.1V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Rohs Compliant: Yes
• Peak Reflow Compatible (260 C): No
• Leaded Process Compatible: No
• Product: Ethernet Controllers
• Standard Supported: IEEE 802.3
• Ethernet Connection Type: 10Base-T
• Digital Ic Case Style: SOIC
• No. Of Pins: 28
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DM163024 - BOARD DEMO PICDEM.NET 2AC164123 - BOARD DAUGHTER ETH PICTAIL PLUSAC164121 - BOARD DAUGHTER PICTAIL ETHERNET
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Silicon Errata Issues
1. Module: MAC Interface
2. Module: Reset
 2010 Microchip Technology Inc.
Note:
When the SPI clock from the host microcontroller
is run at frequencies of less than 8 MHz, reading or
writing to the MAC registers may be unreliable.
Work around
Two work arounds are presented; others may be
available.
1. Run the SPI at frequencies of at least 8 MHz.
2. Generate an SPI clock of 25/2 (12.5 MHz),
Affected Silicon Revisions
After sending an SPI Reset command, the PHY
clock is stopped but the ESTAT.CLKRDY bit is not
cleared. Therefore, polling the CLKRDY bit will not
work to detect if the PHY is ready.
Additionally, the hardware start-up time of 300 s
may expire before the device is ready to operate.
Work around
After issuing the Reset command, wait at least
1 ms in firmware for the device to be ready.
Affected Silicon Revisions
B1
B1
X
X
25/3 (8.333
25/5 (5 MHz), etc., and synchronize with the
25 MHz clock entering OSC1 on the
ENC28J60. This could potentially be accom-
plished by feeding the same 25 MHz clock into
the ENC28J60 and host controller. Alterna-
tively, the host controller could potentially be
clocked off of the CLKOUT output of the
ENC28J60.
This document summarizes all silicon
errata issues from all revisions of silicon,
previous as well as current. Only the
issues indicated by the shaded column in
the following tables apply to the current
silicon revision (B7).
B4
B4
X
X
B5
B5
X
MHz),
B7
B7
X
25/4
(6.25
MHz),
3. Module: Core (Operating Specifications)
4. Module: Oscillator (CLKOUT Pin)
5. Module: Memory (Ethernet Buffer)
The device data sheet specifies that industrial
operating temperature range (-40C to +85C) is
supported. However, silicon revisions B1 and B4
only support the commercial temperature range
(0C to +70C).
Work around
Use silicon revision B5 or later.
Affected Silicon Revisions
No output is available on CLKOUT while operating
in Power Save mode (ECON2.PWRSV = 0).
Work around
If the host controller uses the CLKOUT signal as
the system clock, do not enable Power Save
mode.
Affected Silicon Revisions
The receive hardware maintains an internal Write
Pointer which defines the area in the receive buffer
where bytes arriving over the Ethernet are written.
This internal Write Pointer should be updated with
the value stored in ERXST whenever the Receive
Buffer Start Pointer, ERXST, or the Receive Buffer
End Pointer, ERXND, is written to by the host
microcontroller. Sometimes, when ERXST or
ERXND is written to, the exact value, 0000h, is
stored in the internal receive Write Pointer instead
of the ERXST address.
Work around
Use the lower segment of the buffer memory for
the receive buffer, starting at address 0000h. For
example, use the range (0000h to n) for the
receive buffer and ((n + 1) to 8191) for the transmit
buffer.
Affected Silicon Revisions
B1
B1
B1
X
X
X
B4
B4
B4
X
X
X
B5
B5
B5
X
X
B7
B7
B7
X
X
ENC28J60
DS80349C-page 3