ENC28J60-I/SO Microchip Technology, ENC28J60-I/SO Datasheet - Page 4

• Manufacturer Part Number: ENC28J60-I/SO
• Description: IC ETHERNET CTRLR W/SPI 28SOIC
• Manufacturer: Microchip Technology

Specifications of ENC28J60-I/SO

• Package / Case: 28-SOIC (7.5mm Width)
• Controller Type: Ethernet Controller, MAC/10Base-T
• Interface: SPI
• Voltage - Supply: 3.1 V ~ 3.6 V
• Current - Supply: 160mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Input Voltage Range (max): 5.5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.1 V to 3.6 V
• Supply Current (max): 180 mA
• Data Rate: 10Mbps
• No. Of Ports: 1
• Ethernet Type: IEEE 802.3
• Interface Type: SPI
• Supply Current: 180mA
• Supply Voltage Range: 3.1V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Rohs Compliant: Yes
• Peak Reflow Compatible (260 C): No
• Leaded Process Compatible: No
• Product: Ethernet Controllers
• Standard Supported: IEEE 802.3
• Ethernet Connection Type: 10Base-T
• Digital Ic Case Style: SOIC
• No. Of Pins: 28
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DM163024 - BOARD DEMO PICDEM.NET 2AC164123 - BOARD DAUGHTER ETH PICTAIL PLUSAC164121 - BOARD DAUGHTER PICTAIL ETHERNET
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

ENC28J60
6. Module: Interrupts
7. Module: PHY
DS80349C-page 4
Note:
The Receive Packet Pending Interrupt Flag
(EIR.PKTIF) does not reliably/accurately report
the status of pending packets.
Work around
In the Interrupt Service Routine (ISR), if it is
unknown if a packet is pending and the source of
the interrupt, switch to Bank 1 and check the value
in EPKTCNT.
If polling to see if a packet is pending, check the
value in EPKTCNT.
Affected Silicon Revisions
The automatic RX polarity detection and correc-
tion features of the PHY layer do not work as
described. When incorrect RX polarity is present,
poor receive network performance, or no receive
activity with some link partners, may occur.
Work around
When designing the application, always verify that
the TPIN+ and TPIN- pins are connected correctly.
Affected Silicon Revisions
B1
B1
X
X
This errata applies only to the interrupt
flag. If the receive packet pending interrupt
is enabled, the INT pin will continue to
reliably become asserted when a packet
arrives. The receive packet pending inter-
rupt is cleared in the same manner
described in the data sheet.
B4
B4
X
X
B5
B5
X
X
B7
B7
X
X
8. Module: PHY
9. Module: PHY
10. Module: PHY
The external resistor value recommended for
RBIAS in the current revision of the data sheet does
not apply to certain revisions of silicon. Using an
incorrect resistor value will cause the Ethernet trans-
mit waveform to violate IEEE 802.3 specification
requirements.
Work around
For silicon revisions, B1 and B4, use a 2.7 k, 1%
external resistor between the RBIAS pin and
ground. The value shown in the data sheet
(2.32 k,) is correct for revisions B5 and B7.
Affected Silicon Revisions
The PHY Half-Duplex Loopback mode, enabled when
PHCON1.PDPXMD = 0, PHCON2.HDLDIS = 0 and
PHCON2.FRCLNK = 1, or a link partner is connected,
does not loop packets back to itself reliably.
Work around
Perform loopback diagnostics in full duplex using
an external loopback connector/cable. To avoid
looping occasional packets back to one self,
PHCON2.HDLDIS should be set by the host
controller. PHCON2.HDLDIS is clear by default.
Affected Silicon Revisions
The
enabled when PHCON1.PDPXMD = 1 and
PHCON1.PLOOPBK = 1, does not loop packets
back to itself reliably.
Work around
Perform loopback diagnostics in full duplex using
an external loopback connector/cable.
Affected Silicon Revisions
B1
B1
B1
X
X
X
PHY
B4
B4
B4
X
X
X
B5
B5
B5
X
X
Full-Duplex
 2010 Microchip Technology Inc.
B7
B7
B7
X
X
Loopback
mode,