ISP1181ABSUM ST-Ericsson Inc, ISP1181ABSUM Datasheet - Page 17

• Manufacturer Part Number: ISP1181ABSUM
• Description: IC USB HOST CTRL FULL-SPD 48HVQF
• Manufacturer: ST-Ericsson Inc

Specifications of ISP1181ABSUM

• Controller Type: USB Peripheral Controller
• Interface: Parallel
• Voltage - Supply: 3.3V, 5V
• Current - Supply: 26mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ISP1181ABS-T; ISP1181ABS-T

Philips Semiconductors
9397 750 13959
Product data
10.2 8237 compatible mode
Table 7:
The 8237 compatible DMA mode is selected by clearing bit DAKOLY in the Hardware
Configuration Register (see
Table
Table 8:
The DMA subsystem of an IBM compatible PC is based on the Intel 8237 DMA
controller. It operates as a ‘fly-by’ DMA controller: the data is not stored in the DMA
controller, but it is transferred between an I/O port and a memory address. A typical
example of ISP1181A in 8237 compatible DMA mode is given in
The 8237 has two control signals for each DMA channel: DREQ (DMA Request) and
DACK (DMA Acknowledge). General control signals are HRQ (Hold Request) and
HLDA (Hold Acknowledge). The bus operation is controlled via MEMR (Memory
Read), MEMW (Memory Write), IOR (I/O read) and IOW (I/O write).
Symbol
DREQ
DACK
EOT
RD
WR
Fig 4. ISP1181A in 8237 compatible DMA mode.
Endpoint
identifier
8.
12
13
14
Endpoint selection for DMA transfer
8237 compatible mode: pin functions
DATA1 to DATA15
Description
DMA request
DMA acknowledge
end of transfer
read strobe
write strobe
ISP1181A
Rev. 05 — 08 December 2004
DREQ
DACK
AD0,
EPIDX[3:0]
WR
RD
1101
1110
1111
Table
20). The pin functions for this mode are shown in
RAM
I/O
O
I
I
I
I
MEMR
MEMW
DREQ
DACK
IOR
IOW
EPDIR = 0
OUT: read
OUT: read
OUT: read
CONTROLLER
Full-speed USB peripheral controller
…continued
Function
ISP1181A requests a DMA transfer
DMA controller confirms the transfer
DMA controller terminates the transfer
instructs ISP1181A to put data on the bus
instructs ISP1181A to get data from the
bus
DMA
8237
Transfer direction
HLDA
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
HRQ
ISP1181A
Figure
HRQ
HLDA
EPDIR = 1
CPU
004aaa022
IN: write
IN: write
IN: write
4.
16 of 70