ISP1583ETUM ST-Ericsson Inc, ISP1583ETUM Datasheet - Page 39

no-image

ISP1583ETUM

Manufacturer Part Number
ISP1583ETUM
Description
IC USB CTRL HI-SPEED 64TFBGA
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1583ETUM

Controller Type
USB Peripheral Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ISP1583ET-T
ISP1583ET-T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1583ETUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 34.
ISP1583_7
Product data sheet
Bit
Symbol
Reset
Bus reset
Access
Endpoint Index register: bit allocation
9.3.1 Endpoint Index register (address: 2Ch)
9.3 Data flow registers
7
-
-
-
reserved
Table 33.
The Endpoint Index register selects a target endpoint for register access by the
microcontroller. The register consists of 1 byte, and the bit allocation is shown in
The following registers are indexed:
For example, to access the OUT data buffer of endpoint 1 using the Data Port register, the
Endpoint Index register must first be written with 02h.
Remark: The Endpoint Index register and the DMA Endpoint register must not point to the
same endpoint, irrespective of IN and OUT.
Remark: The delay time from the Write Endpoint Index register to the Read Data Port
register must be at least 190 ns.
Remark: The delay time from the Write Endpoint Index register to the Write Data Port
register must be at least 100 ns.
Bit
7
6
5
4
3
2
1
0
Buffer length
Buffer status
Control function
Data port
Endpoint MaxPacketSize
Endpoint type
6
-
-
-
Interrupt Enable register: bit description
Symbol
IEVBUS
IEDMA
IEHS_STA
IERESM
IESUSP
IEPSOF
IESOF
IEBRST
EP0SETUP
unchanged
R/W
5
1
Rev. 07 — 22 September 2008
Description
Logic 1 enables interrupt for V
Logic 1 enables interrupt on the DMA Interrupt Reason register change
detection.
Logic 1 enables interrupt on detecting a high-speed status change.
Logic 1 enables interrupt on detecting a resume state.
Logic 1 enables interrupt on detecting a suspend state.
Logic 1 enables interrupt on detecting a pseudo SOF.
Logic 1 enables interrupt on detecting an SOF.
Logic 1 enables interrupt on detecting a bus reset.
R/W
4
0
0
R/W
3
0
0
ENDPIDX[3:0]
…continued
Hi-Speed USB peripheral controller
BUS
sensing.
R/W
2
0
0
R/W
1
0
0
© NXP B.V. 2008. All rights reserved.
ISP1583
Table
R/W
DIR
0
0
0
38 of 99
34.

Related parts for ISP1583ETUM