ISP1161A1BM ST-Ericsson Inc, ISP1161A1BM Datasheet - Page 71

no-image

ISP1161A1BM

Manufacturer Part Number
ISP1161A1BM
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161A1BM

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1163
ISP1161A1BM,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161A1BM
Manufacturer:
NXP
Quantity:
513
Part Number:
ISP1161A1BM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BMGA
Manufacturer:
EPCOS
Quantity:
6 700
Part Number:
ISP1161A1BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BMGA
Quantity:
3 000
Part Number:
ISP1161A1BMUM
Manufacturer:
LUMEX
Quantity:
12 000
Part Number:
ISP1161A1BMUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Table 46:
9397 750 13961
Product data
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
HcChipID register: bit allocation
15
7
10.5.1 HcChipID register (R: 27H)
10.5 HC miscellaneous registers
Table 45:
Read this register to get the ID of the ISP1161A1 silicon chip. The higher byte stands
for the product name (here 61H stands for the ISP1161A1). The lower byte indicates
the revision number of the product including engineering samples.
Code (Hex): 27 — read
Table 47:
Bit
5
4
3
2
1
0
Bit
15 to 0
14
6
Hc PInterruptEnable register: bit description
HcChipID register: bit description
Symbol
HC
Suspended
Enable
OPR
Interrupt
Enable
-
EOT
Interrupt
Enable
ATL
Interrupt
Enable
SOF
Interrupt
Enable
Symbol
ChipID[15:0]
13
5
Rev. 03 — 23 December 2004
Description
0 — power-up value
1 — enables HC suspended interrupt. When the microprocessor
wants to suspend the HC, the microprocessor must write to the
HcControl register. And when all downstream devices are
suspended, then the HC stops sending SOF; the HC is suspended
by having the HcControl register written into.
0 — power-up value
1 — enables the 32-bit Operational register’s interrupt (if the HC
requires the Operational register to be updated)
reserved
0 — power-up value
1 — enables the EOT interrupt which indicates an end of a
read/write transfer
0 — power-up value
1 — enables ATL interrupt. The time for this interrupt depends on
the number of clock bits set for USB activities in each ms.
0 — power-up value
1 — enables the interrupt bit due to SOF (for the microprocessor
DMA to get ISO data from the HC by first accessing the
HcDMAConfiguration register)
Description
ISP1161A1’s chip ID
12
4
ChipID[15:8]
ChipID[7:0]
61H
23H
R
R
USB single-chip host and device controller
11
3
10
2
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
…continued
ISP1161A1
9
1
70 of 136
8
0

Related parts for ISP1161A1BM