PIC18F8520-I/PT Microchip Technology Inc., PIC18F8520-I/PT Datasheet - Page 146

no-image

PIC18F8520-I/PT

Manufacturer Part Number
PIC18F8520-I/PT
Description
80 PIN, 32 KB FLASH, 2048 RAM, 68 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F8520-I/PT

A/d Inputs
16-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
1024 Bytes
Input Output
68
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
80-pin TQFP
Programmable Memory
32K Bytes
Ram Size
2K Bytes
Speed
40 MHz
Timers
2-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F8520-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICROCHIP-Pb
Quantity:
6 416
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICROCHIP-Pb
Quantity:
3 827
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICROCHIP-Pb
Quantity:
5 738
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICRCOHI
Quantity:
20 000
PIC18F6520/8520/6620/8620/6720/8720
14.1
Timer3 can operate in one of these modes:
• As a timer
• As a synchronous counter
• As an asynchronous counter
The operating mode is determined by the clock select
bit, TMR3CS (T3CON<1>).
FIGURE 14-1:
FIGURE 14-2:
DS39609B-page 144
Set TMR3IF Flag bit
on Overflow
Note 1: When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.
Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.
T1OSO/
T13CKI
T1OSI
Timer3 Operation
Data Bus<7:0>
Write TMR3L
Read TMR3L
T1OSO/
T13CKI
T1OSI
TMR3IF
Overflow
Interrupt
Flag bit
T1OSC
TIMER3 BLOCK DIAGRAM
TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE
8
High Byte
TMR3H
Timer3
8
To Timer1 Clock Input
TMR3H
T1OSC
Enable
Oscillator
T1OSCEN
8
TMR3
(1)
TMR3L
8
Oscillator
Enable
T1OSCEN
TMR3L
CLR
(1)
CLR
(3)
Internal
Clock
F
OSC
F
Internal
Clock
/4
OSC
TMR3ON
On/Off
TMR3CS
/4
TMR3ON
When TMR3CS = 0, Timer3 increments every instruc-
tion cycle. When TMR3CS = 1, Timer3 increments on
every rising edge of the Timer1 external clock input or
the Timer1 oscillator, if enabled.
When the Timer1 oscillator is enabled (T1OSCEN is
set), the RC1/T1OSI and RC0/T1OSO/T13CKI pins
become inputs. That is, the TRISC<1:0> value is
ignored and the pins are read as ‘0’.
Timer3 also has an internal “Reset input”. This Reset
can be generated by the CCP module (see Section 14.0
“Timer3 Module”).
CCP Special Trigger
T3CCPx
On/Off
1
0
TMR3CS
1
0
T3CKPS1:T3CKPS0
T3CCPx
CCP Special Trigger
T3SYNC
T3CKPS1:T3CKPS0
Prescaler
1, 2, 4, 8
T3SYNC
0
1
Prescaler
1, 2, 4, 8
2
0
1
2
 2004 Microchip Technology Inc.
Synchronized
Clock Input
Synchronize
Sleep Input
Synchronized
Clock Input
Synchronize
Sleep Input
det
det

Related parts for PIC18F8520-I/PT