PIC18F8520-I/PT Microchip Technology Inc., PIC18F8520-I/PT Datasheet - Page 375

no-image

PIC18F8520-I/PT

Manufacturer Part Number
PIC18F8520-I/PT
Description
80 PIN, 32 KB FLASH, 2048 RAM, 68 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F8520-I/PT

A/d Inputs
16-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
1024 Bytes
Input Output
68
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
80-pin TQFP
Programmable Memory
32K Bytes
Ram Size
2K Bytes
Speed
40 MHz
Timers
2-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F8520-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICROCHIP-Pb
Quantity:
6 416
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICROCHIP-Pb
Quantity:
3 827
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICROCHIP-Pb
Quantity:
5 738
Part Number:
PIC18F8520-I/PT
Manufacturer:
MICRCOHI
Quantity:
20 000
TRISE Register
TSTFSZ ........................................................................... 299
Two-Word Instructions
TXSTA Register
 2004 Microchip Technology Inc.
I
I
I
I
I
I
I
Low-Voltage Detect .................................................. 236
Master SSP I
Master SSP I
Parallel Slave Port (PIC18F8X20) ........................... 329
Program Memory Read ............................................ 324
Program Memory Write ............................................ 325
PWM Output ............................................................ 154
Repeat Start Condition ............................................. 186
Reset, Watchdog Timer (WDT),
Slave Mode General Call Address Sequence
Slave Synchronization ............................................. 163
Slow Rise Time (MCLR Tied to V
SPI Mode (Master Mode) ......................................... 162
SPI Mode (Slave Mode with CKE = 0) ..................... 164
SPI Mode (Slave Mode with CKE = 1) ..................... 164
Stop Condition Receive or Transmit Mode .............. 190
Synchronous Reception
Synchronous Transmission ...................................... 209
Synchronous Transmission (Through TXEN) .......... 209
Time-out Sequence on POR w/PLL Enabled
Time-out Sequence on Power-up
Time-out Sequence on Power-up (MCLR Tied
Timer0 and Timer1 External Clock .......................... 327
Timing for Transition Between Timer1 and
Transition Between Timer1 and OSC1
Transition Between Timer1 and OSC1 (RC, EC) ....... 27
Transition from OSC1 to Timer1 Oscillator ................ 26
USART Asynchronous Reception ............................ 207
USART Asynchronous Transmission ....................... 205
USART Asynchronous Transmission
USART Synchronous Receive ( Master/Slave) ....... 339
USART Synchronous Transmission
Wake-up from Sleep via Interrupt ............................ 253
PSPMODE Bit .................................................. 111, 128
Example Cases .......................................................... 46
BRGH Bit ................................................................. 200
2
2
2
2
2
2
2
C Master Mode First Start Bit Timing .................... 185
C Slave Mode (10-bit Reception, SEN = 0) ........... 174
C Slave Mode (10-bit Reception, SEN = 1) ........... 179
C Slave Mode (10-bit Transmission) ..................... 175
C Slave Mode (7-bit Reception, SEN = 0) ............. 172
C Slave Mode (7-bit Reception, SEN = 1) ............. 178
C Slave Mode (7-bit Transmission) ....................... 173
Oscillator Start-up Timer (OST) and
Power-up Timer (PWRT) ................................. 326
(7 or 10-bit Address Mode) .............................. 180
via 1 kOhm Resistor) ......................................... 38
(Master Mode, SREN) ..................................... 210
(MCLR Tied to V
(MCLR Not Tied to V
Case 1 ............................................................... 37
Case 2 ............................................................... 37
to V
OSC1 (HS with PLL) .......................................... 27
(HS, XT, LP) ...................................................... 26
(Back to Back) ................................................. 205
(Master/Slave) ................................................. 339
DD
via 1 kOhm Resistor) .............................. 37
2
2
C Bus Data ........................................ 337
C Bus Start/Stop Bits ........................ 337
PIC18F6520/8520/6620/8620/6720/8720
DD
via 1 kOhm Resistor) ......... 38
DD
)
DD
U
Universal Synchronous Asynchronous Receiver
USART
USART Synchronous Receive Requirements ................. 339
USART Synchronous Transmission Requirements ......... 339
V
Voltage Reference Specifications .................................... 317
W
Wake-up from Sleep ................................................ 239, 252
Watchdog Timer (WDT) ........................................... 239, 250
WCOL .............................................................................. 185
WCOL Status Flag ................................... 185, 186, 187, 190
WDT Postscaler ............................................................... 250
WWW, On-Line Support ...................................................... 5
X
XORLW ........................................................................... 299
XORWF ........................................................................... 300
Transmitter. See USART.
Asynchronous Mode ................................................ 204
Baud Rate Generator (BRG) ................................... 200
Serial Port Enable (SPEN Bit) ................................. 197
Synchronous Master Mode ...................................... 208
Synchronous Slave Mode ........................................ 211
Using Interrupts ....................................................... 252
Associated Registers ............................................... 251
Control Register ....................................................... 250
Postscaler ................................................................ 251
Programming Considerations .................................. 250
RC Oscillator ........................................................... 250
Time-out Period ....................................................... 250
Associated Registers, Receive ........................ 207
Associated Registers, Transmit ....................... 205
Receiver .......................................................... 206
Setting up 9-bit Mode with Address Detect ..... 206
Transmitter ...................................................... 204
Associated Registers ....................................... 200
Baud Rate Error, Calculating ........................... 200
Baud Rate Formula ......................................... 200
Baud Rates for Asynchronous Mode
Baud Rates for Asynchronous Mode
Baud Rates for Synchronous Mode ................. 201
High Baud Rate Select (BRGH Bit) ................. 200
Sampling ......................................................... 200
Associated Registers, Reception ..................... 210
Associated Registers, Transmit ....................... 208
Reception ........................................................ 210
Transmission ................................................... 208
Associated Registers, Receive ........................ 212
Associated Registers, Transmit ....................... 211
Reception ........................................................ 212
Transmission ................................................... 211
(BRGH = 0) .............................................. 202
(BRGH = 1) .............................................. 203
DS39609B-page 373

Related parts for PIC18F8520-I/PT