LTC485CS8#TRPBF Linear Technology, LTC485CS8#TRPBF Datasheet - Page 7
![IC TXRX INTRFC RS485 LOPWR 8SOIC](/photos/6/62/66297/8-soic_05-08-1610_sml.jpg)
LTC485CS8#TRPBF
Manufacturer Part Number
LTC485CS8#TRPBF
Description
IC TXRX INTRFC RS485 LOPWR 8SOIC
Manufacturer
Linear Technology
Type
Transceiverr
Specifications of LTC485CS8#TRPBF
Number Of Drivers/receivers
1/1
Protocol
RS485
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Interface Circuit Standard 1
RS-485
Number Of Receivers
1
Number Of Transmitters
1
Number Of Transceivers
1
Data Transmission Topology
Multipoint
Receiver Signal Type
Differential
Transmitter Signal Type
Differential
Single Supply Voltage (typ)
5V
Single Supply Voltage (min)
4.75V
Single Supply Voltage (max)
5.25V
Dual Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Supply Current
0.9mA
Power Supply Requirement
Single
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
8
Package Type
SOIC N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIO S I FOR ATIO
Basic Theory of Operation
Previous RS485 transceivers have been designed using
bipolar technology because the common-mode range of
the device must extend beyond the supplies and the device
must be immune to ESD damage and latchup. Unfortu-
nately, the bipolar devices draw a large amount of supply
current, which is unacceptable for the numerous applica-
tions that require low power consumption. The LTC485 is
the first CMOS RS485/RS422 transceiver which features
ultra-low power consumption without sacrificing ESD and
latchup immunity.
The LTC485 uses a proprietary driver output stage, which
allows a common-mode range that extends beyond the
power supplies while virtually eliminating latchup and
providing excellent ESD protection. Figure 9 shows the
LTC485 output stage while Figure 10 shows a conven-
tional CMOS output stage.
When the conventional CMOS output stage of Figure 10
enters a high impedance state, both the P-channel (P1)
and the N-channel (N1) are turned off. If the output is then
driven above V
Figure 9. LTC485 Output Stage
CC
LOGIC
or below ground, the P + /N-well diode
U U
N1
P1
V
CC
SD4
SD3
LTC485 • F09
OUTPUT
W
D1
D2
U
(D1) or the N + /P-substrate diode (D2) respectively will
turn on and clamp the output to the supply. Thus, the
output stage is no longer in a high impedance state and is
not able to meet the RS485 common-mode range require-
ment. In addition, the large amount of current flowing
through either diode will induce the well known CMOS
latchup condition, which could destroy the device.
The LTC485 output stage of Figure 9 eliminates these
problems by adding two Schottky diodes, SD3 and SD4.
The Schottky diodes are fabricated by a proprietary modi-
fication to the standard N-well CMOS process. When the
output stage is operating normally, the Schottky diodes
are forward biased and have a small voltage drop across
them. When the output is in the high impedance state and
is driven above V
D1 or D2 still turn on, but SD3 or SD4 will reverse bias and
prevent current from flowing into the N-well or the sub-
strate. Thus, the high impedance state is maintained even
with the output voltage beyond the supplies. With no
minority carrier current flowing into the N-well or sub-
strate, latchup is virtually eliminated under power-up or
power-down conditions.
Figure 10. Conventional CMOS Output Stage
LOGIC
CC
or below ground, the parasitic diodes
N1
P1
V
CC
LTC485 • F10
OUTPUT
D1
D2
LTC485
sn 485LTC485ffs
7