CY7C68000A-56LTXC Cypress Semiconductor Corp, CY7C68000A-56LTXC Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C68000A-56LTXC
Manufacturer Part Number
CY7C68000A-56LTXC
Description
IC TXRX USB 2.0 TX2 56VQFN
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Type
Transceiverr
Datasheet
1.CY7C68000A-56BAXC.pdf
(15 pages)
Specifications of CY7C68000A-56LTXC
Protocol
USB 2.0
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
56-VQFN Exposed Pad, 56-HVQFN, 56-SQFN, 56-DHVQFN
For Use With
CY3685 - KIT DEV EZ-USB NX2LPCY3683 - KIT EZ-USB TX2 DEVELOPMENT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
HS/FS Interface Timing - 30 MHz
Table 4. 30 MHz Timing Interface Timing Constraints Parameters
Table 5. Tristate Mode Timing Constraints Parameters
Document #: 38-08052 Rev. *H
T
T
T
T
T
T
T
T
T
T
T
CSU_MIN
CH_MIN
DSU_MIN
DH_MIN
CCO
CDO
VSU_MIN
VH_MIN
CVO
tssu
tspd
Parameter
Parameter
Minimum setup time for TXValid
Minimum hold time for TXValid
Minimum setup time for Data (Transmit direction)
Minimum hold time for Data (Transmit direction)
Clock to Control Out time for TXReady, RXValid,
RXActive and RXError
Clock to Data out time (Receive direction)
Minimum setup time for ValidH (transmit Direction)
Minimum hold time for ValidH (Transmit direction)
Clock to ValidH out time (Receive direction)
Minimum setup time for Tristate
Propagation Delay for Tristate mode
Control_Out
Control_In
Output / IO
DataOut
Suspend
Tri-state
DataIn
CLK
Figure 4. 30 MHz Timing Interface Timing Constraints
TDSU_MIN
TCSU_MIN
Description
Description
TVSU_MIN
Figure 5. Tristate Mode Timing Constraints
XXXX
Ttssu Ttspd
TCH_MIN
TDH_MIN
TVH_MIN
Hi-Z
Min
Min
TCDO
TCCO
TCVO
16
16
16
1
1
1
0
1
1
1
Typ
Typ
Max
Max
20
20
20
Ttspd
50
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CY7C68000A
Notes
Notes
Page 11 of 15
[+] Feedback