ISL34341INZ-T13 Intersil, ISL34341INZ-T13 Datasheet
ISL34341INZ-T13
Specifications of ISL34341INZ-T13
Available stocks
Related parts for ISL34341INZ-T13
ISL34341INZ-T13 Summary of contents
Page 1
... RANGE (Note) MARKING (°C) ISL34341INZ* ISL34341INZ - EPTQFP Q64.10x10C *Add “-T13” suffix for tape and reel. Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, ...
Page 2
Pinout VIDEO_TX VDD_IO PCLK_OUT RGBA0 RGBA1 RGBA2 RGBA3 RGBA4 RGBA5 RGBA6 RGBA7 RGBB0 RGBB1 RGBB2 RGBB3 GND_IO Block Diagram SCL SDA RAM 3 V/H/DE TDM RGB 24 VIDEO_TX (HI) PCLK_IN (REF_CLK WHEN VIDEO_TX IS LO) PCLK_OUT 2 ...
Page 3
... Thermal Resistance (Typical, Notes 1, 2) EPTQFP Maximum Power Dissipation 327mW Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +125°C Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C Operating Temperature Range . . . . . . . . . . . . . . . . .-40°C to +85°C Pb-Free Reflow Profile .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling A SYMBOL CONDITIONS I VIDEO_TX = 1 ...
Page 4
Electrical Specifications Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V VDD_TX = VDD_P = VDD_AN = 3.3V, T capacitor = 27nF. (Continued) PARAMETER POWER-DOWN SUPPLY CURRENT Total 1.8V Power-Down Supply Current Total 3.3V ...
Page 5
Electrical Specifications Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V VDD_TX = VDD_P = VDD_AN = 3.3V, T capacitor = 27nF. (Continued) PARAMETER HS Generated Output Common Mode Voltage HS Common Mode Serializer-Deserializer ...
Page 6
Pin Descriptions (Continued) PIN NUMBER PIN NAME 49 VIDEO_TX 29, 30 SCL, SDA I2CA[3:0] 35 MASTER 16 RSTB/PDB 14 STATUS 36 REF_RES 27 GND_P 48, 64 GND_IO 44, 45 GND_CDR 39, 42 GND_TX 37 GND_AN 17, 18 ...
Page 7
Diagrams VOD VIDEO_TX = 1 PCLK_IN t IS RGB[A:C][7:0] VALID DATA HSYNC VSYNC DATAEN FIGURE 2. PARALLEL VIDEO INPUT TIMING [HSYNCPOL = 0, VSYNCPOL = 0, PCLKPOL (reg ISL34341 TR FIGURE 1. VOD vs TXCN SETTING 1/f ...
Page 8
VIDEO_TX = 0 PCLK_OUT t DV VALID DATA RGB[A:C][7:0] HSYNC VSYNC DATAEN FIGURE 3. PARALLEL VIDEO OUTPUT TIMING [HSYNCPOL = 0, VSYNCPOL = 0, PCLKPOL (reg Applications Overview A pair of ISL34341 SERDES transports 24-bit parallel video (16-bit ...
Page 9
Power Supply Sequencing The 3.3V supply must be higher than the 1.8V supply at all times, including during power-up and power-down. To meet this requirement, the 3.3V supply must be powered up before the 1.8V supply. For the deserializer, REF_CLK ...
Page 10
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 11
Thin Plastic Quad Flatpack Exposed Pad Plastic Packages (EPTQFP -D- EJECTOR PIN MARK NOT PIN # PIN 1 TOP VIEW 0.020 0.008 MIN o 0 MIN GAGE PLANE 0.25 ...