ISL36411DRZ-T7 Intersil, ISL36411DRZ-T7 Datasheet - Page 3

• Manufacturer Part Number: ISL36411DRZ-T7
• Description: IC EQUALIZER REC 11.3GBPS 46QFN
• Manufacturer: Intersil
• Series: QLx™r

Specifications of ISL36411DRZ-T7

• Applications: Data Transport
• Voltage - Supply: 1.1 V ~ 1.3 V
• Package / Case: 46-WQFN
• Mounting Type: Surface Mount
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Interface: -
• Other names: ISL36411DRZ-TS-TR; ISL36411DRZ-TS-TR; QLX411RIQT7; QLX411RIQT7-TR; QLX411RIQT7-TR

Pin Functions and Definitions
Exposed Pad
PIN NAME
OUT4[N, P]
OUT3[N, P]
OUT2[N, P]
OUT1[N, P]
IN1[P, N]
IN2[P, N]
IN3[P, N]
IN4[P, N]
CP2[A,B]
CP1[B, A]
LOSB1
LOSB2
LOSB3
LOSB4
GND
DT2
V
DT1
NC
DD
1, 5, 9, 13, 24,
27, 28, 31, 32,
PIN NUMBER
17, 23, 40, 46
21, 22, 41, 45
35, 36, 39
10, 11
14, 15
19, 20
25, 26
29, 30
33, 34
37, 38
42, 43
2, 3
6, 7
12
16
18
44
4
8
-
3
Power supply. 1.2V supply voltage. The use of parallel 100pF and 10nF decoupling capacitors to
ground is recommended for each of these pins for broad high-frequency noise suppression.
Equalizer 1 differential input, CML. the use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
LOS BAR indicator 1. Low output when IN1 signal is below DT threshold.
Equalizer 2 differential input, CML. the use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
LOS BAR indicator 2. Low output when IN2 signal is below DT threshold.
Equalizer 3 differential input, CML. the use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
LOS BAR indicator 3. Low output when IN3 signal is below DT threshold.
Equalizer 4 differential input, CML. the use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
LOS BAR indicator 4. Low output when IN4 signal is below DT threshold.
These pins should be grounded.
Detection Threshold for equalizers 3 and 4. Reference DC voltage threshold for input signal
power detection. Data output OUT3 and OUT4 are muted when the power of IN3 and IN4,
respectively, fall below the threshold. Tie to ground to disable electrical idle preservation and
always enable the limiting amplifier.
Control pins for setting equalizers 3 and 4. CMOS logic inputs. Pins are read as a 2-digit number
to set the boost level. A is the MSB, and B is the LSB. Pins are internally pulled down through a
25kΩ resistor.
not connected: do not make any connections to these pins.
Equalizer 4 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
Equalizer 3 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
Equalizer 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
Equalizer 1 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
Control pins for setting equalizers 1 and 2. CMOS logic inputs. Pins are read as a 2-digit number
to set the boost level. A is the MSB, and B is the LSB. Pins are internally pulled down through a
25kΩ resistor.
Detection Threshold for equalizers 1 and 2. Reference DC voltage threshold for input signal
power detection. Data output OUT1 and OUT2 are muted when the power of IN1 and IN2,
respectively, fall below the threshold. Tie to ground to disable electrical idle preservation and
always enable the limiting amplifier.
Exposed ground pad. For proper electrical and thermal performance, this pad should be
connected to the PCB ground plane.
ISL36411
DESCRIPTION
March 25, 2010
FN6965.1