PI7C8150ANDE Pericom Semiconductor, PI7C8150ANDE Datasheet - Page 81
![no-image](/images/manufacturer_photos/0/5/521/pericom_semiconductor_sml.jpg)
PI7C8150ANDE
Manufacturer Part Number
PI7C8150ANDE
Description
IC PCI-PCI BRIDGE 2PORT 256-PBGA
Manufacturer
Pericom Semiconductor
Datasheet
1.PI7C8150ANDE.pdf
(111 pages)
Specifications of PI7C8150ANDE
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
256-PBGA
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
06-0057
14.1.9
14.1.10
14.1.11
14.1.12
14.1.13
14.1.14
HEADER TYPE REGISTER – OFFSET 0Ch
PRIMARY BUS NUMBER REGISTSER – OFFSET 18h
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h
I/O BASE REGISTER – OFFSET 1Ch
Bit
23:16
Bit
7:0
Bit
15:8
Bit
23:16
Bit
31:24
Bit
3:0
Function
Header Type
Function
Primary Bus
Number
Function
Secondary Bus
Number
Function
Subordinate Bus
Number
Function
Secondary
Latency Timer
Function
32-bit Indicator
Type
R/O
Type
R/W
Type
R/W
Type
R/W
Type
R/W
Type
R/O
Page 81 of 111
Description
Read as 01h to indicate that the register layout conforms to the
standard PCI-to-PCI bridge layout.
Description
Indicates the number of the PCI bus to which the primary interface
is connected. The value is set in software during configuration.
Reset to 0
Description
Indicates the number of the PCI bus to which the secondary
interface is connected. The value is set in software during
configuration.
Reset to 0
Description
Indicates the number of the PCI bus with the highest number that is
subordinate to the bridge. The value is set in software during
configuration.
Reset to 0
Description
Designated in units of PCI bus clocks. Latency timer checks for
master accesses on the secondary bus interfaces that remain
unclaimed by any target.
Reset to 0
Description
Read as 01h to indicate 32-bit I/O addressing
2-PORT PCI-TO-PCI BRIDGE
APRIL 2006 – Revision 1.1
PI7C8150A