PI7C8150BMAE Pericom Semiconductor, PI7C8150BMAE Datasheet - Page 73
![IC PCI-PCI BRIDGE ASYNC 208-FQFP](/photos/6/94/69401/pi7c8150bmae_sml.jpg)
PI7C8150BMAE
Manufacturer Part Number
PI7C8150BMAE
Description
IC PCI-PCI BRIDGE ASYNC 208-FQFP
Manufacturer
Pericom Semiconductor
Datasheet
1.PI7C8150BNDE.pdf
(109 pages)
Specifications of PI7C8150BMAE
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
208-FQFP
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3 V to 3.6 V
Supply Current (max)
510 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8150BMAE
Manufacturer:
PERICOM
Quantity:
20 000
12.3
13
13.1
When S_RESET_L is asserted by means of the secondary reset bit, PI7C8150B remains
accessible during secondary interface reset and continues to respond to accesses to its
configuration space from the primary interface.
CHIP RESET
The chip reset bit in the diagnostic control register can be used to reset the PI7C8150B and
the secondary bus.
When the chip reset bit is set, all registers and chip state are reset and all signals are
tristated. S_RESET_L is asserted and the secondary reset bit is automatically set.
S_RESET_L remains asserted until a configuration write operation clears the secondary
reset bit and the serial clock mask has been shifted in. Within 20 PCI clock cycles after
completion of the configuration write operation, PI7C8150B’s reset bit automatically clears
and PI7C8150B is ready for configuration.
During reset, PI7C8150B is inaccessible.
SUPPORTED COMMANDS
The PCI command set is given below for the primary and secondary interfaces.
PRIMARY INTERFACE
P_CBE [3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
Command
Interrupt
Acknowledge
Special Cycle
I/O Read
I/O Write
Reserved
Reserved
Memory Read
Memory Write
Reserved
Reserved
Page 73 of 109
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
Same as I/O Read.
Action
Ignore
Do not claim. Ignore.
1. If address is within pass through I/O range, claim and pass
through.
2. Otherwise, do not pass through and do not claim for
internal access.
-----
-----
1. If address is within pass through memory range, claim and
pass through.
2. If address is within pass through memory mapped I/O
range, claim and pass through.
3. Otherwise, do not pass through and do not claim for
internal access.
Same as Memory Read.
-----
-----
ADVANCE INFORMATION
April 2009 – Revision 1.08
PI7C8150B