LFXP3E-5TN100C Lattice, LFXP3E-5TN100C Datasheet - Page 202
LFXP3E-5TN100C
Manufacturer Part Number
LFXP3E-5TN100C
Description
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP3E-5TN100C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP3E-5TN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 202 of 397
- Download datasheet (10Mb)
Memory Usage Guide
Lattice Semiconductor
LatticeECP/EC and LatticeXP Devices
Dual Clock First In First Out (FIFO_DC) Memory: The FIFO_DC or the dual clock FIFO is also an emulated
FIFO. Again the address logic and the flag logic is implemented in the FPGA fabric around the RAM.
The ports available on the FIFO_DC are:
• Reset
• RPReset
• WrClock
• RdClock
• WrEn
• RdEn
• Data
• Q
• Full Flag
• Almost Full Flag
• Empty Flag
• Almost Empty Flag
FIFO_DC Flags: FIFO_DC, as an emulated FIFO, required the flags to be implemented in the FPGA logic around
the block RAM. Because of the two clocks, the flags are required to change clock domains from read clock to write
clock and vice versa. This adds latency to the flags either during assertion or during de-assertion. The latency can
be avoided only in one of the cases (either assertion or de-assertion).
In the current emulated FIFO, there is no latency during assertion of these flags. Thus, when these flag go true,
there is no latency. However this causes the latency during the de-assertion.
Let us assume that we start to write into the FIFO_DC to fill it. The write operation is controlled by WrClock and
WrEn, however it takes extra RdClock cycles for de-assertion of Empty and Almost Empty flags.
On the other hand, de-assertion of Full and Almost Full result in reading out the data from the FIFO_DC. It takes
extra WrClock cycles after reading the data for these flags to come out.
With this in mind, let us look at the FIFO_DC without output register waveforms. Figure 9-42 shows the operation of
the FIFO_DC when it is empty and the data starts to get written into it.
9-37
Related parts for LFXP3E-5TN100C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 IO 1.2 V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 IO 1.2V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 136 IO 1.2 V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.2V 100-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.2V 144-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 100I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 136I/O 208-PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 208PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 208PQFP
Manufacturer:
Lattice
Datasheet: