M58BW016DB80T3F Micron Technology Inc, M58BW016DB80T3F Datasheet - Page 16

no-image

M58BW016DB80T3F

Manufacturer Part Number
M58BW016DB80T3F
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of M58BW016DB80T3F

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Bonase Electronics (HK) Co., Limited Bonase Electronics (HK) Co., Limited
Part Number:
M58BW016DB80T3F
Manufacturer:
NICHICON
Quantity:
40 000
Price:
Signal descriptions
2.9
2.10
2.11
2.12
2.13
16/70
Burst Clock (K)
The Burst Clock, K, is used to synchronize the memory with the external bus during
synchronous burst read operations. Bus signals are latched on the active edge of the Clock.
The Clock can be configured to have an active rising or falling edge. In synchronous burst
read mode the address is latched on the first active clock edge when Latch Enable is Low,
V
During asynchronous bus operations the Clock is not used.
Burst Address Advance (B)
The Burst Address Advance, B, controls the advancing of the address by the internal
address counter during synchronous burst read operations.
Burst Address Advance, B, is only sampled on the active clock edge of the Clock when the
X-latency time has expired. If Burst Address Advance is Low, V
counter advances. If Burst Address Advance is High, V
not change; the same data remains on the data inputs/outputs and Burst Address Advance
is not sampled until the Y-latency expires.
The Burst Address Advance, B, may be tied to V
Valid Data Ready (R)
The Valid Data Ready output, R, is an open drain output that can be used, during
synchronous burst read operations, to identify if the memory is ready to output data or not.
The Valid Data Ready output can be configured to be active on the clock edge of the invalid
data read cycle or one cycle before. Valid Data Ready, at V
will be available. When Valid Data Ready is Low, V
active.
In all asynchronous operations, Valid Data Ready is high impedance. It may be tied to other
components with the same Valid Data Ready signal to create a unique system Ready
signal. The Valid Data Ready output has an internal pull-up resistor of around 1 M powered
from V
external timing requirements for Valid Data Ready going to V
Write Protect (WP)
The Write Protect, WP, provides protection against program or erase operations. When
Write Protect, WP, is at V
configuration) parameter blocks and all main blocks are locked. When Write Protect WP is at
V
Supply voltage (V
The supply voltage, V
the V
IL
IH
, or on the rising edge of Latch Enable, whichever occurs first.
all the blocks can be programmed or erased, if no other protection is used.
DD
DDQ
pin, including the program/erase controller.
, designers should use an external pull-up resistor of the correct value to meet the
DD
, is the core power supply. All internal circuits draw their current from
IL
DD
the first two (in the bottom configuration) or last two (in the top
M58BW016DT, M58BW016DB, M58BW016FT, M58BW016FB
)
IL
.
IL
, the previous data outputs remain
IH
, the internal address counter does
IH
IH
, indicates that new data is or
.
IL
, the internal address

Related parts for M58BW016DB80T3F