MC68HC711E9FU Freescale Semiconductor, MC68HC711E9FU Datasheet - Page 82

• Manufacturer Part Number: MC68HC711E9FU
• Manufacturer: Freescale Semiconductor

Specifications of MC68HC711E9FU

• Cpu Family: HC11
• Device Core Size: 8b
• Frequency (max): 4MHz
• Interface Type: SCI/SPI
• Program Memory Type: EPROM
• Program Memory Size: 12KB
• Total Internal Ram Size: 512Byte
• # I/os (max): 38
• Number Of Timers - General Purpose: 8
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• On-chip Adc: 8-chx8-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 64
• Package Type: PQFP
• Lead Free Status / Rohs Status: Not Compliant

Resets and Interrupts
5.2.5 System Configuration Options Register
ADPU — Analog-to-Digital Converter Power-Up Bit
CSEL — Clock Select Bit
IRQE — Configure IRQ for Edge-Sensitive-Only Operation Bit
DLY — Enable Oscillator Startup Delay Bit
CME — Clock Monitor Enable Bit
Bit 2 — Unimplemented
CR[1:0] — COP Timer Rate Select Bit
82
Refer to
Refer to
Refer to
Converter.
This control bit can be read or written at any time and controls whether or not the internal clock monitor
circuit triggers a reset sequence when the system clock is slow or absent. When it is clear, the clock
monitor circuit is disabled, and when it is set, the clock monitor circuit is enabled. Reset clears the CME
bit.
Always reads 0
The internal E clock is first divided by 2
bits determine a scaling factor for the watchdog timer. See
0 = IRQ is configured for level-sensitive operation.
1 = IRQ is configured for edge-sensitive-only operation.
0 = Clock monitor circuit disabled
1 = Slow or stopped clocks cause reset
Chapter 3 Analog-to-Digital (A/D)
Chapter 3 Analog-to-Digital (A/D)
Chapter 2 Operating Modes and On-Chip Memory
1. Can be written only once in first 64 cycles out of reset in normal mode or at any time in special modes
Address:
Reset:
Read:
Write:
Figure 5-2. System Configuration Options Register (OPTION)
$1039
ADPU
Bit 7
0
= Unimplemented
CSEL
0
6
M68HC11E Family Data Sheet, Rev. 5.1
IRQE
15
5
0
(1)
before it enters the COP watchdog system. These control
Converter.
Converter.
DLY
4
1
(1)
CME
3
0
Table 5-1
and
Chapter 3 Analog-to-Digital (A/D)
2
0
for specific timeout settings.
CR1
1
0
(1)
Freescale Semiconductor
CR0
Bit 0
0
(1)