M24C64-MN6T STMicroelectronics, M24C64-MN6T Datasheet

no-image

M24C64-MN6T

Manufacturer Part Number
M24C64-MN6T
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24C64-MN6T

Density
64Kb
Interface Type
Serial (I2C)
Organization
8Kx8
Access Time (max)
900ns
Frequency (max)
400KHz
Write Protection
Yes
Data Retention
40Year
Operating Supply Voltage (typ)
5V
Operating Temp Range
-40C to 85C
Supply Current
2mA
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C64-MN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C64-MN6T/KA
Manufacturer:
ST
0
Part Number:
M24C64-MN6TP
Manufacturer:
ST
0
Features
Table 1.
January 2009
M24128
M24C64
M24C32
Reference
Supports the I
and 400 kHz Fast-mode
Single supply voltages (see
part numbers):
– 2.5 V to 5.5 V
– 1.8 V to 5.5 V
– 1.7 V to 5.5 V
Write Control input
Byte and Page Write
Random and Sequential Read modes
Self-timed programming cycle
Automatic address incrementing
Enhanced ESD/latch-up protection
More than 1 Million write cycles
More than 40-year data retention
Packages
– ECOPACK
Device summary
M24128-BW
M24128-BR
M24128-BF
M24C64-W
M24C64-R
M24C64-F
M24C32-W
M24C32-R
M24C32-F
®
2
Part number
C bus 100 kHz Standard-mode
(RoHS compliant)
128 Kbit, 64 Kbit and 32 Kbit serial I²C bus EEPROM
Table 1
2.5 V to 5.5V
1.8 V to 5.5V
1.7 V to 5.5V
2.5 V to 5.5V
1.8 V to 5.5V
1.7 V to 5.5V
2.5 V to 5.5V
1.8 V to 5.5V
1.7 V to 5.5V
Supply voltage
for root
Rev 16
M24C64 M24C32
2 × 3 mm (MLP)
UFDFPN8 (MB)
WLCSP (CS)
TSSOP8 (DW)
150 mil width
169 mil width
PDIP8 (BN)
SO8 (MN)
M24128
www.st.com
1/39
1

Related parts for M24C64-MN6T

M24C64-MN6T Summary of contents

Page 1

... M24C64-F M24C32-W M24C32 M24C32-R M24C32-F January 2009 Table 1 for root Supply voltage 2 5.5V 1 5.5V 1 5.5V 2 5.5V 1 5.5V 1 5.5V 2 5.5V 1 5.5V 1 5.5V Rev 16 M24128 M24C64 M24C32 PDIP8 (BN) SO8 (MN) 150 mil width TSSOP8 (DW) 169 mil width UFDFPN8 (MB) 2 × (MLP) WLCSP (CS) www.st.com 1/39 1 ...

Page 2

... ECC (error correction code) and write cycling . . . . . . . . . . . . . . . . . . . . . 17 4.10 Minimizing system delays by polling on ACK . . . . . . . . . . . . . . . . . . . . . . 18 4.11 Read operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.12 Random Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.13 Current Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.14 Sequential Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.15 Acknowledge in Read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2/ Operating supply voltage Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Power-down conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 M24128, M24C64, M24C32 ...

Page 3

... M24128, M24C64, M24C32 5 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 9 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Contents 3/39 ...

Page 4

... M24128 WLCSP, 0.5 mm pitch, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 24. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 25. Available M24C32 products (package, voltage range, temperature grade Table 26. Available M24C64 products (package, voltage range, temperature grade Table 27. Available M24128 products (package, voltage range, temperature grade Table 28. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 4/39 ...

Page 5

... M24128, M24C64, M24C32 List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. DIP, SO, TSSOP and UFDFPN connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3. M24128 WLCSP connections (top view, marking side, with balls on the underside Figure 4. Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 5. Maximum R value versus bus parasitic capacitance (C) for Figure bus protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 7 ...

Page 6

... Description 1 Description The M24C32, M24C64 and M24128 devices are I programmable memories (EEPROM). They are organized as 4096 × 8 bits, 8192 × 8 bits and 16384 × 8 bits, respectively. Figure 1. Logic diagram uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I bus definition ...

Page 7

... M24128, M24C64, M24C32 Table 2. Signal names Signal name E0, E1, E2 SDA SCL Figure 2. DIP, SO, TSSOP and UFDFPN connections 1. See Package mechanical data Figure 3. M24128 WLCSP connections (top view, marking side, with balls on the underside) Function Chip Enable Serial Data Serial Clock Write Control ...

Page 8

... When Write Control (WC) is driven high, device select and Address bytes are acknowledged, Data bytes are not acknowledged. 8/39 indicates how the value of the pull-up resistor can be calculated M24xxx M24xxx M24128, M24C64, M24C32 . (Figure 5 indicates how CC Figure 4. When not connected (left Ai12806 , and IL CC ...

Page 9

... M24128, M24C64, M24C32 2.5 V ground the reference for the V SS 2.6 Supply voltage (V 2.6.1 Operating supply voltage V Prior to selecting the memory and issuing instructions to it, a valid and stable V within the specified [V In order to secure a stable DC supply voltage recommended to decouple the V with a suitable capacitor (usually of the order 100 nF) close to the V package pins ...

Page 10

... I P 100 1000 Bus line capacitor (pF) SDA SDA Start Input Change Condition MSB MSB M24128, M24C64, M24C32 400 kHz, t LOW = 1.3 µs Rbus x Cbus time V CC constant must be less than 500 ns R bus SCL I²C bus master SDA C bus Stop Condition 7 ...

Page 11

... M24128, M24C64, M24C32 Table 3. Device select code Device select code 1. The most significant bit, b7, is sent first. 2. E0, E1 and E2 are compared against the respective external pins on the memory device. Table 4. Address most significant byte b15 b14 Table 5. Address least significant byte ...

Page 12

... Memory organization 3 Memory organization The memory is organized as shown in Figure 7. Block diagram SCL SDA 12/39 Figure 7. Control Logic I/O Shift Register Address Register and Counter M24128, M24C64, M24C32 High Voltage Generator Data Register 1 Page X Decoder AI06899 ...

Page 13

... The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M24C32, M24C64 and M24128 devices are always slaves in all communications. ...

Page 14

... for M24C64 and M24C32 for M24128 M24128, M24C64, M24C32 2 C bus. Each one is given a th bit time. If the device does not match Initial sequence Start, device select Start, device select Address reStart, device select Similar to Current or Random Address Read Start, device select ...

Page 15

... M24128, M24C64, M24C32 Figure 8. Write mode sequences with (data write inhibited) WC Byte Write WC Page Write WC (cont'd) Page Write (cont'd) ACK ACK Dev select Byte address Byte address R/W ACK ACK Dev select Byte address Byte address R/W NO ACK NO ACK Data in N Device operation ...

Page 16

... This should be avoided, as data starts to become overwritten in an implementation dependent way. The bus master sends from bytes of data (for the M24C32 and M24C64 bytes of data (for the M24128), each of which is acknowledged by the device if Write Control (WC) is low ...

Page 17

... All M24C32, M24C64 and M24128 devices are qualified at 1 million (1 000 000) write cycles; the M24128 and M24C64 in UFDFPN8 (MLP) 2 × package and the M24128 in WLCSP package are qualified (at 1 million write cycles), using a cycling routine that writes to the device by multiples of 4-byte words ...

Page 18

... ReStart Stop Data for the Write operation Continue the Write operation and , but the typical time is shorter. To make use of this, a polling Table 18 Figure 10, is: M24128, M24C64, M24C32 YES Send address and receive ACK NO Start YES condition Device select with Continue the ...

Page 19

... M24128, M24C64, M24C32 Figure 11. Read mode sequences Current Address Read Random Address Read Sequential Current Read Sequential Random Read 1. The seven most significant bits of the device select code of a Random Read (in the 1 be identical. ACK NO ACK Dev select Data out R/W ...

Page 20

... For all Read commands, the device waits, after each byte read, for an acknowledgment th during the 9 bit time. If the bus master does not drive Serial Data (SDA) low during this time, the device terminates the data transfer and switches to its Standby mode. 20/39 Figure 11. M24128, M24C64, M24C32 ...

Page 21

... M24128, M24C64, M24C32 5 Initial delivery state The device is delivered with all bits in the memory array set to 1 (each byte contains FFh). 6 Maximum rating Stressing the device outside the ratings listed in the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied ...

Page 22

... Input rise and fall times Input levels Input and output timing reference levels Figure 12. AC test measurement I/O waveform 22/39 Parameter Parameter Parameter Parameter Input Levels Timing Reference Levels 0.8V CC 0.2V CC M24128, M24C64, M24C32 Min. Max. Unit 2.5 5.5 –40 85 °C –40 125 °C Min. ...

Page 23

... M24128, M24C64, M24C32 Table 12. Input parameters Symbol C Input capacitance (SDA Input capacitance (other pins input impedance WCL ( input impedance WCH Pulse width ignored ( (Input filter on SCL and SDA) 1. Characterized only. Table 13. DC characteristics (M24xxx-W, device grade 6) Symbol Input leakage current I LI ...

Page 24

... V IN 2.5 V < 2 Test condition (in addition to those device in Standby mode SDA Hi-Z, external voltage applied on SDA 1 During t , 1.8 V < 1.8 V < M24128, M24C64, M24C32 Min. Table < 5 400 kHz c < 5 < 5 –0.45 0. Min. Table ...

Page 25

... M24128, M24C64, M24C32 Table 16. DC characteristics (M24xxx-F) Symbol Input leakage current I LI (SCL, SDA, E2, E1, E0) I Output leakage current LO I Supply current (Read Supply current (Write) CC0 I Standby supply current CC1 Input low voltage (SDA, SCL WC) Input high voltage (SDA, SCL, ...

Page 26

... Start condition set up time Start condition hold time Stop condition set up time Time between Stop condition and next Start condition Write time 2 C specification (which specifies t SU:DAT Figure = 5 ms (instead of 10 ms). W M24128, M24C64, M24C32 and Table 9 Min. Max. 400 600 1300 20 300 20 300 ...

Page 27

... M24128, M24C64, M24C32 Table 18. AC characteristics (M24xxx-F) Symbol Alt SCL t t CHCL HIGH t t CLCH LOW ( XH1XH2 R ( XL1XL2 DL1DL2 DXCX SU:DAT t t CLDX HD:DAT t t CLQX DH (2)( CLQV AA ( CHDX SU:STA t t DLCL HD:STA t t CHDH SU:STO t t DHDL BUF Values recommended by the I²C-bus Fast-Mode specification. ...

Page 28

... SCL SDA In tCHDH Stop condition SCL tCLQV SDA Out 28/39 tCHCL tCLCH tCLDX tDXCX SDA Change SDA Input tW Write cycle tCHCL tCLQX Data valid Data valid M24128, M24C64, M24C32 tXL1XL2 tCHDH tDHDL Stop Start condition condition tCHDX Start condition tDL1DL2 AI00795e ...

Page 29

... M24128, M24C64, M24C32 8 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 14. PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package outline 1 ...

Page 30

... M24128, M24C64, M24C32 h x 45˚ c 0.25 mm GAUGE PLANE SO-A (1) inches Typ Min 0.0039 0.0492 0.0110 0.0067 0.1929 0.1890 0.2362 0.2283 ...

Page 31

... M24128, M24C64, M24C32 Figure 16. TSSOP8 – 8 lead thin shrink small outline, package outline Drawing is not to scale. Table 21. TSSOP8 – 8 lead thin shrink small outline, package mechanical data Symbol Values in inches are converted from mm and rounded to 4 decimal digits millimeters Typ. Min. ...

Page 32

... M24128, M24C64, M24C32 UFDFPN-01 (1) inches Typ Min Max 0.0217 0.0197 0.0236 0.0008 0 0.0020 0.0098 0.0079 0.0118 0.0787 0.0748 ...

Page 33

... M24128, M24C64, M24C32 Figure 18. M24128 WLCSP, 0.5 mm pitch, package outline Drawing is not to scale. Table 23. M24128 WLCSP, 0.5 mm pitch, package mechanical data Symbol Typ. A 0.585 A1 0.230 A2 0.355 B 0.320 D 1.805 E 1.400 e e1 0.886 e2 0.250 e3 0.443 F 0.257 G 0.4025 ( Values in inches are converted from mm and rounded to 4 decimal digits. ...

Page 34

... Used only for device grade 3 and WLCSP packages. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office. 34/39 M24C32– ® (RoHS compliant) M24128, M24C64, M24C32 (1) over –40 to 125°C. ...

Page 35

... M24128, M24C64, M24C32 Table 25. Available M24C32 products (package, voltage range, temperature grade) Package DIP8 (BN) SO8N (MN) TSSOP8 (DW) MLP8 (MB) Table 26. Available M24C64 products (package, voltage range, temperature grade) Package DIP8 (BN) SO8N (MN) TSSOP8 (DW) MLP8 (MB) Table 27. Available M24128 products (package, voltage range, temperature grade) Package ...

Page 36

... Product List summary table added. Device Grade 3 added. 4.5-5.5V range is Not for New Design. Some minor wording changes. AEC-Q100- 5.0 002 compliance. t (max) changed pins of the device. Z WCL 6.0 UFDFPN8 package added. Small text changes. M24128, M24C64, M24C32 Changes for E2-E0 and LI (min) improved to -0.45V. IL (min) and V (min) improved ...

Page 37

... Document converted to new ST template. M24C32 and M24C64 products (4.5 to 5.5V supply voltage) removed. M24C64 and M24C32 products (1.7 to 5.5V supply voltage) added. Section 2.3: Chip Enable (E0, E1, E2) (WC) modified, Section 2.6: Supply voltage (VCC) Power On Reset: VCC Lock-Out Write Protect ...

Page 38

... Section 2.6.4: Power-down conditions Supply voltage (VCC). Updated Figure 5: Maximum RP value versus bus parasitic capacitance (C) for an I2C bus. Replace M24128 and M24C64 by M24128-BFMB6 and M24C64-FMB6, respectively, in Section 4.9: ECC (error correction code) and write cycling. Added temperature grade 6 in F). Updated test conditions for I ...

Page 39

... M24128, M24C64, M24C32 Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords