DSP56301PW80B1 Freescale Semiconductor, DSP56301PW80B1 Datasheet

Page 1

... DSP56301 offers 80/100 MIPS using an internal 80/100 MHz clock at 3.0–3.6 volts. The DSP56300 core family offers a rich instruction set and low power dissipation, as well as increasing levels of speed and power, enabling wireless, telecommunications, and multimedia products. © Freescale Semiconductor, Inc., 1996, 2006. All rights reserved. 3 Memory Expansion Area ...

Page 2

... Means that a high true (active high) signal is low or that a low true (active low) signal is high Examples: Signal/Symbol PIN PIN PIN PIN Note: Values for , , , and Logic State Signal State True Asserted False Deasserted True Asserted False Deasserted are defined by individual product specifications DSP56301 Technical Data, Rev. 10 pin is active when RESET Voltage Freescale Semiconductor ...

Page 3

... Program RAM, Instruction Cache, X data RAM, and Y data RAM sizes are programmable: Program RAM Instruction Cache Size 4096 × 24 bits 3072 × 24 bits 2048 × 24 bits 1024 × 24 bits Freescale Semiconductor X Data RAM Size Y Data RAM Size Size 2048 × 24 bits 2048 × 24 bits 0 1024 × 24-bit 2048 × 24 bits 2048 × ...

Page 4

... DSP56301 and are necessary to design properly with the part. Documentation is available from the following sources. (See the back cover for detailed information.) • A local Freescale distributor • A Freescale semiconductor sales office • A Freescale Literature Distribution Center • The World Wide Web (WWW) ...

Page 5

... Each device also includes several no connect (NC) pins. The number of NC connections is package-dependent: the TQFP has 9 NCs and the MAP-BGA has 20 NCs. Do not connect any line, component, trace, or via to these pins. See Chapter 3 for details. Freescale Semiconductor Functional Signal Groupings DSP56301 Number of ...

Page 6

... Signals Identified by Functional Group DSP56301 Technical Data, Rev. 10 Universal Port B Bus GPIO Port C GPIO PC[0-2] PC3 PC4 PC5 Port D GPIO PD[0-2] PD3 PD4 PD5 Port E GPIO PE0 PE1 PE2 Timer GPIO TIO0 TIO1 TIO2 and GND ) and 36 GND pins that P P1 Freescale Semiconductor ...

Page 7

... HAD31 HRST HINTA PVCL Note: HPxx is a reference only and is not a signal name. GPIO references formerly designated as HIOxx have been renamed PBxx for consistency with other Freescale DSPs. Figure 1-2. Freescale Semiconductor Universal Bus Port B GPIO HA3 PB0 HA4 PB1 HA5 ...

Page 8

... The user must provide adequate external decoupling capacitors. 1-4 Table 1-2. Power Inputs Description power rail. CC inputs except V CC are labeled V . CCP CC Table 1-3. Grounds Description by a 0.47 μF capacitor located as close as possible to the chip package. P DSP56301 Technical Data, Rev each other internally. On CCP Freescale Semiconductor ...

Page 9

... Output Chip-driven 1.4 Phase Lock Loop (PLL) State During Signal Name Type CLKOUT Output Chip-driven PCAP Input Input Freescale Semiconductor Table 1-3. Grounds Description and GND P P1 Table 1-4. Clock Signals Signal Description Reset External Clock/Crystal Input Interfaces the internal crystal oscillator input to an external crystal or an external clock ...

Page 10

... External Data Bus Signals Signal Description Reset Data Bus When the DSP is the bus master, D[0–23] provide the bidirectional data bus for external program and data memory accesses. Otherwise, D[0–23] are tri- stated. DSP56301 Technical Data, Rev and CAS BCLK Freescale Semiconductor ...

Page 11

... BR Output Output (deasserted) BG Input Ignored Input Freescale Semiconductor External Memory Expansion Port (Port A) External Bus Control Signals Signal Description Reset Address Attribute or Row Address Strobe As AA, these signals function as chip selects or additional address lines. Unlike address lines, however, the AA lines do not hold their state after a read or write operation ...

Page 12

... When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle. Bus Clock Not When the DSP is the bus master, BCLK is the inverse of the BCLK signal. Otherwise, the signal is tri-stated. DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 13

... Input IRQB Input MODC Input Input IRQC Input Freescale Semiconductor Table 1-9. Interrupt and Mode Control Signal Description Reset Mode Select A Selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input IRQA during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into the OMR when the RESET signal is deasserted ...

Page 14

... When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after power-up. This input tolerant. Host Port Usage Considerations Description DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 15

... Input or Output HC[0–3]/ Input/Output Tri-stated HBE[0–3] HA[0–2] Input PB[16–19] Input or Output Freescale Semiconductor Host Port Usage Considerations (Continued) Description User’s Manual for details on HI32 configuration registers. DSP56301 Table 1-11. Host Interface Signal Description Reset Host Address/Data 0–7 When the HI32 is programmed to interface with a PCI bus and the HI function is selected, these signals are lines 0– ...

Page 16

... When HI32 is programmed to interface with a universal, non-PCI bus and the HI function is selected, this is the Host Bus Strobe Schmitt-trigger signal. Port B 23 When the HI32 is configured as GPIO through the DCTR, this signal is individually programmed through the HI32 DIRH. This input tolerant. DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 17

... Input Input HAEN Input HREQ Output Tri-stated HTA Output Freescale Semiconductor Table 1-11. Host Interface (Continued) Signal Description Reset Host Parity When the HI32 is programmed to interface with a PCI bus and the HI function is selected, this is the Host Parity signal. Host DMA Acknowledge ...

Page 18

... When HI32 is programmed to interface with a universal, non-PCI bus and the HI function is selected, this signal must be connected to a pull-up resistor or directly Port B When the HI32 is configured as GPIO through the DCTR, this signal is internally disconnected. This input tolerant. DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 19

... Input HINTA Output, open Tri-stated drain PVCL Input Input Freescale Semiconductor Table 1-11. Host Interface (Continued) Signal Description Reset Host Clock When the HI32 is programmed to interface with a PCI bus and the HI function is selected, this is the Host Bus Clock input. Non-PCI bus ...

Page 20

... Port C 2 The default configuration following reset is GPIO. For PC2, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SC02 through PCR0. This input tolerant. DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 21

... Input or Output STD0 Input/Output Input PC5 Input or Output Freescale Semiconductor Enhanced Synchronous Serial Interface 0 (ESSI0) Signal Description Reset Serial Clock Provides the serial bit rate clock for the ESSI interface for both the transmitter and receiver in Synchronous modes, or the transmitter only in Asynchronous modes ...

Page 22

... The ESSI needs at least three DSP phases inside each half of the serial clock. Port D 3 The default configuration following reset is GPIO. For PD3, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SCK1 through PCR1. This input tolerant. DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 23

... PE0 Input or Output TXD Output Input PE1 Input or Output Freescale Semiconductor Signal Description Reset Serial Receive Data Receives serial data and transfers it to the ESSI receive shift register. SRD1 is an input when data is being received. Port D 4 The default configuration following reset is GPIO. For PD4, signal direction is controlled through PRR1 ...

Page 24

... As an external event counter or in Measurement mode, TIO2 is input. In Watchdog, Timer, or Pulse Modulation mode, TIO2 is output. The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 2 Control/Status Register (TCSR2). This input tolerant. DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 25

... TMS Input Input TRST Input Input DE Input/Output Input Freescale Semiconductor Table 1-16. JTAG/OnCE Interface Signal Description Reset Test Clock A test clock signal for synchronizing JTAG test logic. This input tolerant. Test Data Input A test data serial signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor ...

Page 26

... Signals/Connections 1-22 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 27

... Therefore, a “maximum” value for a specification never occurs in the same device that has a “minimum” value for another specification; adding a maximum to a minimum represents a condition that can never exist. Freescale Semiconductor CAUTION DSP56301 Technical Data, Rev ...

Page 28

... DSP56301 Technical Data, Rev Value Unit –0.3 to +4.0 V GND – GND – ° –40 to +100 C ° –55 to +150 PBGA PBGA Unit Value Value ° 48.4 25.2 C/W ° 9 — C/W ° 5 — C/W 6 Typ Max Unit 3.3 3.6 V Freescale Semiconductor ...

Page 29

... V = –40°C to +100 ° This characteristic does not apply to XTAL and PCAP. 8. Driving EXTAL to the low V IHX power consumption, the minimum V 0.9 × V and the maximum V CC Freescale Semiconductor 6 DC Electrical Characteristics (Continued) Symbol Min V 2 2.0 IHP 0.8 × IHX ...

Page 30

... PDF × DF/MF × 0.53 × ET × — PDF × DF/MF — ET — C × 0.51 × ET × — PDF × DF/MF × 0.53 × ET × — PDF × DF/MF × — ET — C PDF × DF/MF 2 × ET — — — C Freescale Semiconductor ...

Page 31

... EXTAL EXTAL ILX 2 5 CLKOUT with PLL disabled CLKOUT with PLL enabled 6a Freescale Semiconductor Suggested Component Values MHz OSC R = 680 kΩ ± 10% Note: Make sure that ± 20% the PCTL Register: • XTLD (bit 16 Calculations were done for a 4/20 MHz crystal • ...

Page 32

... MHz Unit Min Max 30 200 MHz (MF × 580) − 100 (MF × 780) − 140 pF MF × 830 MF × 1470 pF ). The recommended value in pF for C PCAP Freescale Semiconductor ...

Page 33

... Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for 1 level sensitive fast interrupts 20 Delay from RD assertion to interrupt request deassertion 1 for level sensitive fast interrupts Freescale Semiconductor Reset, Stop, Mode Select, and Interrupt Timing Expression 3 — 50 × 1000 × 75000 × ...

Page 34

... Freescale Semiconductor ...

Page 35

... V = –40°C to +100° number of wait states (measured in clock cycles, number Use the expression to compute a maximum value. RESET 8 All Pins A[0–23] Freescale Semiconductor Expression 6 × × × × 4.25 × 2 4096 (maximum MF) divided by the desired internal frequency (that is, for 66 MHz it is ...

Page 36

... IRQA, IRQB, IRQC, IRQD, NMI General Purpose I/O IRQA, IRQB, IRQC, IRQD, NMI Figure 2-5. 2-10 12 Figure 2-4. Synchronous Reset Timing First Interrupt Instruction Execution/Fetch First Interrupt Instruction Execution 18 b) General-Purpose I/O External Fast Interrupt Timing DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 37

... IRQC, IRQD, NMI IRQA, IRQB, IRQC, IRQD, NMI Figure 2-6. CLKOUT IRQA, IRQB, IRQC, IRQD, NMI A[0–23] Figure 2-7. RESET MODA, MODB, MODC, MODD, PINIT Figure 2-8. Freescale Semiconductor 15 16 External Interrupt Timing (Negative Edge-Triggered) 22 Synchronous Interrupt from Wait State Timing Operating Mode Select Timing DSP56301 Technical Data, Rev ...

Page 38

... Recovery from Stop State Using IRQA 26 25 Recovery from Stop State Using IRQA Interrupt Service DMA Source Address 29 First Interrupt Instruction Execution External Memory Access (DMA Source) Timing DSP56301 Technical Data, Rev. 10 First Instruction Fetch First IRQA Interrupt Instruction Fetch Freescale Semiconductor ...

Page 39

... WR assertion to data active 111 WR deassertion to data high impedance 112 Previous RD deassertion to data active (write) 113 RD deassertion time 114 WR deassertion time Freescale Semiconductor SRAM Read and Write Accesses 1 Expression ( × T − 4.0 [1 ≤ WS ≤ ( × T − 4.0 [4 ≤ WS ≤ ( × T − 4.0 [WS ≥ 0.25 × ...

Page 40

... MHz 100 MHz Unit Min Max Min Max 2.3 — 1.0 — ns 11.6 — 8.5 — ns 1.1 — 0.5 — ns 13.6 — 10.5 — ns 26.1 — 20.5 — ns 5.1 — 4.5 — — 0 — ns 117 106 118 119 Data In Freescale Semiconductor ...

Page 41

... A[0–23] AA[0– D[0–23] Note: Address lines A[0–23] hold their state after a read or write operation. AA[0–3] do not hold their state after a read or write operation. Freescale Semiconductor 100 107 101 102 114 118 108 Figure 2-13. SRAM Write Access DSP56301 Technical Data, Rev ...

Page 42

... Figure 2-14. 2-16 Note: This figure should be used for primary selection. For exact and detailed timings see the following tables. Chip frequency (MHz 100 120 3 Wait states 4 Wait states DRAM Page Mode Wait States Selection Guide DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 43

... RD deassertion always occurs after CAS deassertion; therefore, the restricted timing this time, there are no DRAMs fast enough to fit with two wait states Page mode @ 100MHz (see Table 2-14). However, DRAM speeds are approaching two-wait-state compatibility. Freescale Semiconductor DRAM Page Mode Timings, Two Wait States Symbol t ...

Page 44

... C equals 4 × PC and not t . OFF GZ Freescale Semiconductor ...

Page 45

... BRW[1–0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access. N/A = does not apply because 100 MHz requires a minimum of three wait states deassertion always occurs after CAS deassertion; therefore, the restricted timing is t Freescale Semiconductor DRAM Page Mode Timings, Four Wait States Symbol Expression 5 × ...

Page 46

... Address 143 132 133 153 134 154 Data In Data In DRAM Page Mode Read Accesses DSP56301 Technical Data, Rev. 10 136 135 138 142 Last Column Address 147 148 156 Data Out 136 135 138 142 Last Column Address 152 Data In Freescale Semiconductor ...

Page 47

... RAS assertion to column address valid 169 CAS deassertion to RAS assertion 170 CAS deassertion pulse width 171 Row address valid to RAS assertion Freescale Semiconductor Note: This figure should be used for primary selection. For exact and detailed timings, see the following tables 100 ...

Page 48

... C − 4.0 67.9 — − 4.3 64.5 — − 4.0 14.8 — − 4.0 17.9 — − 4.0 102.3 — − 6.5 — 87 0.0 — ns − 1.5 7.9 — 0.25 × T — 3 and not t . OFF GZ Freescale Semiconductor ...

Page 49

... RAS assertion to WR deassertion 182 WR assertion pulse width 183 WR assertion to RAS deassertion 184 WR assertion to CAS deassertion 185 Data valid to CAS assertion (write) 186 CAS assertion to data not valid (write) Freescale Semiconductor 3 Symbol Expression 12 × MHz: RAC 6.25 × T 100 MHz: 6.25 × ...

Page 50

... C − 4.0 74.1 — 58.5 — C − 4.0 99.1 — 78.5 — C − 4.0 55.4 — 43.5 — C ± 2 41.8 45.8 33.0 37.0 C ± 2.0 32.4 36.4 25.5 29.5 C − 4.0 92.9 — 73.5 — C Freescale Semiconductor ...

Page 51

... The number of wait states for an out-of-page access is specified in the DCR. 2. The refresh period is specified in the DCR deassertion always occurs after CAS deassertion; therefore, the restricted timing Either must be satisfied for read cycles. RCH RRH Freescale Semiconductor 3 Symbol Expression 6.25 × 6.25 × ASR 2.75 × ...

Page 52

... Row Address Column Address 172 176 177 191 160 159 158 192 DRAM Out-of-Page Read Access DSP56301 Technical Data, Rev. 10 162 174 179 178 193 161 Data In Freescale Semiconductor ...

Page 53

... RAS CAS A[0–23 D[0–23] Figure 2-19. RAS 170 CAS 177 WR Freescale Semiconductor 157 162 163 165 167 164 169 168 170 166 173 171 172 176 Row Address Column Address 181 175 188 182 184 183 187 185 194 ...

Page 54

... Freescale Semiconductor ...

Page 55

... D[0–23] 208 RD D[0–23] Note: Address lines A[0–23] hold their state after a read or write operation. AA[0–3] do not hold their state after a read or write operation. Figure 2-22. Freescale Semiconductor 198 211 210 203 204 Data Out 208 202 ...

Page 56

... Freescale Semiconductor ...

Page 57

... AA[0–3] Note: Address lines A[0–23] hold their state after a read or write operation. AA[0–3] do not hold their state after a read or write operation. Figure 2-24. Bus Release Timings Case 1 (BRT Bit in Operating Mode Register Cleared) Freescale Semiconductor 214 213 216 215 220 Figure 2-23 ...

Page 58

... In order to guarantee timings 250, and 251, BG inputs must be asserted to different DSP56300 devices on the same bus in the non-overlap manner shown in Figure 2-26. 2-32 214 213 221 223 Asynchronous Bus Arbitration Timing Expression Min 4 2.5 × × DSP56301 Technical Data, Rev. 10 219 218 224 1 MHz 100 MHz Unit Max Min Max — 25 — — 25 — ns Freescale Semiconductor ...

Page 59

... HBS Deassertion to Data Strobe Deassertion 311 Data Out Valid to TA Assertion (HBS Not Used—Tied to V 312 Data Out Active from Read Data Strobe Assertion Freescale Semiconductor 250 250+251 Asynchronous Bus Arbitration Timing inputs and synchronization circuits for some time after ...

Page 60

... C 5.8 — 4.6 — ns 0.0 — 0.0 — ns 2.5 — 2.0 — ns — 22.2 — 19.6 ns 2.5 — 2.0 — ns — 22.2 — 19.6 ns 2.5 — 2.0 — ns — 22.2 — 19.6 ns 2.5 — 2.0 — ns Freescale Semiconductor ...

Page 61

... HIRQ Asserted Pulse Width (HIRH = 0, HIRD = 1) 327 Data Strobe Deasserted Hold from HIRQ Deassertion 1 (HIRH = 0) 328 HIRQ Asserted Hold from Data Strobe Assertion (HIRH = 1) 329 HIRQ Deassertion from Data Strobe Assertion 1 (HIRH = 1, HIRD = 1) Freescale Semiconductor Universal Bus Mode Timing Parameters (Continued) Expression 3 2 Expression 3 × − ...

Page 62

... DSP56301 Technical Data, Rev MHz 100 MHz Unit Min Max Min Max — 55.9 ns — 46.5 ns 31.3 — 25.0 — ns 31.3 — 25.0 — ns — 22.2 — 19.6 ns 4.3 — 3.4 — ns 7.4 — 5.9 — ns 302 332 331 Freescale Semiconductor ...

Page 63

... HDRQ Figure 2-28. HRW HDS HIRQ 332 HDS HRD HWR Figure 2-30. HRST HI32 Outputs Freescale Semiconductor 336 337 305 334 333 Universal Bus Mode DMA Access Timing 303 304 Figure 2-29. HRW to HDS Timing 326 HIRQ Pulse Width (HIRH = 0) 346 Figure 2-31 ...

Page 64

... HD[23–0] 312 HSAK 342 HDBDR HDBEN 338 2-38 306 309 307 310 322 321 323 311 Valid (Output) 313 318 343 339 Figure 2-32. Read Timing DSP56301 Technical Data, Rev. 10 324 325 315 314 319 345 344 341 340 Freescale Semiconductor ...

Page 65

... HBS 320 HTA 323 HD[23–0] HSAK HDBDR 338 HDBEN CLKOUT HBS CLKOUT HDS HRD HWR Figure 2-35. Freescale Semiconductor 306 309 307 310 322 321 324 Valid (Input) 318 316 339 Figure 2-33. Write Timing 347 Figure 2-34. HBS Synchronous Timing ...

Page 66

... Freescale Semiconductor ...

Page 67

... Clock low period 413 Clock high period 414 Output data setup to clock rising edge (internal clock) 415 Output data hold after clock rising edge (internal clock) Freescale Semiconductor 357 356 Figure 2-37. PCI Reset Timing Table 2-21. SCI Timing Symbol Expression 2 8 × ...

Page 68

... Data Valid a) Internal Clock 400 402 401 408 Data Valid 409 410 Data Valid b) External Clock SCI Synchronous Mode Timing DSP56301 Technical Data, Rev MHz 100 MHz Unit Min Max Min Max ) C. is determined by the SCI clock ACC Freescale Semiconductor ...

Page 69

... FSR input (bl, wr) high before RXC falling edge 442 FSR input (wl) high before RXC falling edge 443 FSR input hold time after RXC falling edge 444 Flags input setup before RXC falling edge Freescale Semiconductor 411 412 413 414 415 Data Valid SCI Asynchronous Mode Timing Table 2-22 ...

Page 70

... Freescale Semiconductor ...

Page 71

... If the DSP core writes to the transmit register during the last cycle before causing an underrun error, the delay (0.5 × Freescale Semiconductor Table 2-22. ESSI Timings (Continued) Symbol Expression = DSP56301 Technical Data, Rev Electrical Characteristics ...

Page 72

... Normal mode, the output flag state is asserted for the entire frame period. 2-46 430 432 446 447 450 454 454 452 First Bit 459 453 461 458 461 460 462 Figure 2-40. ESSI Transmitter Timing DSP56301 Technical Data, Rev. 10 451 455 Last Bit 456 See Note Freescale Semiconductor ...

Page 73

... Synchronous timer delay time from CLKOUT rising edge to the external memory access address out valid caused by first interrupt instruction execution 484 CLKOUT rising edge to TIO (Output) assertion • Minimum • Maximum Freescale Semiconductor 430 431 432 433 434 437 439 First Bit ...

Page 74

... Min Max 9.8 — 5.5 — ns — 26.1 — 24.8 ns 485 80 MHz 100 MHz Unit Min Max Min Max — 31.0 — 8.5 ns 0.0 — 0.0 — ns 8.5 — 8.5 — ns 0.0 — 0.0 — ns 84.4 — 67.5 — ns Freescale Semiconductor ...

Page 75

... TRST setup time to TCK low = 3.3 V ± 0 −40°C to +100 °C, C Notes All timings apply to OnCE module data transfers because it uses the JTAG port as an interface. Freescale Semiconductor 492 493 Valid 494 Figure 2-45. GPIO Timing Table 2-25. JTAG Timing 1,2 ...

Page 76

... Output Data Valid 507 506 Output Data Valid Boundary Scan (JTAG) Timing Diagram 508 Input Data Valid 510 Output Data Valid 511 510 Output Data Valid Test Access Port Timing Diagram DSP56301 Technical Data, Rev. 10 502 505 V IH 509 Freescale Semiconductor ...

Page 77

... Response time when DSP56301 is executing NOP instructions from internal memory 516 Debug acknowledge assertion time = 3.3 V ± 0 −40°C to +100 °C, C Note Freescale Semiconductor 513 512 Figure 2-49. TRST Timing Diagram Table 2-26. OnCE Module Timing Expression × 3), 1/(T C max: 22.0 MHz 1.5 × ...

Page 78

... Specifications 2-52 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 79

... The lead-free package requires a higher solder flow temperature than the lead-bearing device. Refer to Lead-Free BGA Solder Joint Assembly Evaluation (EB635) for manufacturing considerations when incorporating lead-free package devices into a design. Freescale Semiconductor DSP56301 Technical Data, Rev 3-1 ...

Page 80

... MODA D23 D22 D21 V CCD GND D D20 D19 D18 D17 D16 D15 V CCD GND D D14 D13 D12 D11 D10 D9 V CCD GND D V CCQ GND CCD GND A23 A22 V CCA GND A A21 A20 A19 A18 V CCA GND A A17 A16 Freescale Semiconductor ...

Page 81

... GND A A21 A20 A19 A18 V CCA GND A A17 A16 Figure 3-2. Freescale Semiconductor (Bottom View) DSP56301 Thin Quad Flat Pack (TQFP), Bottom View DSP56301 Technical Data, Rev. 10 TQFP Package Description 157 NC NC HAD11 HAD10 HAD9 HAD8 HC0 HAD7 HAD6 HAD5 HAD4 ...

Page 82

... GND Q 28 BCLK GND CCA GND CCA GND CCA 45 A10 46 A11 47 A12 48 A13 49 GND CCA DSP56301 Technical Data, Rev. 10 Pin Signal Name No. 51 A14 52 A15 A16 56 A17 57 GND CCA 59 A18 60 A19 61 A20 62 A21 63 GND CCA 65 A22 66 A23 GND CCD Freescale Semiconductor ...

Page 83

... CCD 90 D15 91 D16 92 D17 93 D18 94 D19 95 D20 96 GND CCD 98 D21 99 D22 100 D23 Freescale Semiconductor Pin Signal Name No. 101 MODA/IRQA 102 MODB/IRQB 103 NC 104 NC 105 MODC/IRQC 106 MODD/IRQD 107 HAD31 or HD23 108 HAD30 or HD22 109 HAD29 or HD21 110 HAD28 or HD20 111 ...

Page 84

... Signal Name No. 191 SRD0 or PC4 192 SCK0 or PC3 193 V CCS 194 GND S 195 STD0 or PC5 196 SC00 or PC0 197 SC01 or PC1 198 SC02 or PC2 199 DE 200 TMS 201 TCK 202 TDI 203 TDO 204 TRST 205 BS 206 BL 207 NC 208 NC Freescale Semiconductor ...

Page 85

... A12 47 A13 48 A14 51 A15 52 A16 55 A17 56 A18 59 A19 A20 61 A21 62 A22 65 A23 AA0 1 AA1 2 AA2 20 Freescale Semiconductor DSP56301 TQFP Signal Identification by Name Pin Signal Name No. AA3 BCLK 6 BCLK 206 205 CAS 7 CLKOUT D10 83 D11 84 D12 85 D13 86 D14 87 D15 90 D16 91 D17 92 D18 ...

Page 86

... HC1 150 HC2 128 HC3 117 HCLK 148 HD0 162 HD1 161 HD10 125 HD11 124 HD12 121 HD13 120 HD14 119 HD15 118 HD16 116 HD17 115 HD18 114 HD19 113 HD2 160 HD20 110 HD21 109 Freescale Semiconductor ...

Page 87

... HGNT 149 HIDSEL 129 HINTA 181 HIRDY 133 HIRQ 142 HLOCK 140 HPAR 145 HPERR 141 HRD 129 HREQ 146 Freescale Semiconductor Pin Signal Name No. HRST/HRST 147 HRW 139 HSAK 138 HSERR 142 HSTOP 139 HTA 146 HTRDY 134 HWR 139 ...

Page 88

... CCD V 81 CCD V 89 CCD V 97 CCD V 111 CCH V 122 CCH V 135 CCH V 144 CCH V 156 CCH V 169 CCH V 3 CCN V 18 CCN V 11 CCP V 25 CCQ V 79 CCQ V 131 CCQ V 182 CCQ V 179 CCS V 193 CCS WR 22 XTAL 24 Freescale Semiconductor ...

Page 89

... Pin 1 ident 0.05 C2 (K) C1 View AA Figure 3-3. DSP56301 Mechanical Information, 208-pin TQFP Package Freescale Semiconductor 0 TIPS 157 156 M view Notes: 1. Dimensioning and tolerancing per ANSI V1 Y14.5M, 1982. 2. Controlling dimension: millimeter. 3. Datum plane-H- is located at bottom of lead and is coincident with the lead ...

Page 90

... HAD26 MODD HAD28 MODC NC MODB D23 V V MODA D22 D21 D18 D19 D20 D17 CC V D12 D15 D16 D14 CC V D11 D9 D13 D10 A19 A21 A22 A23 CC V A16 A17 A20 NC CC A12 NC A15 NC A18 A9 A11 A14 A10 A13 NC Freescale Semiconductor ...

Page 91

... V CC A18 NC A15 NC A12 NC NC A14 A11 A9 NC A13 A10 A7 Figure 3-5. DSP56301 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View Freescale Semiconductor Bottom View HAD20 HAD17 HAD16 HIRDY HPERR HPAR HIDSEL HDEV HSERR HRST HAD19 HC2 SEL H HC3 HAD21 HAD18 ...

Page 92

... HSTOP or HWR/HRW D8 HTRDY, HDBEN, or PB20 D10 V CC D11 V CC D12 HAD28 or HD20 D13 MODC/IRQC D14 NC D15 MODB/IRQB D16 D23 E1 HAD2, HA5, or PB2 E2 HAD4, HA7, or PB4 E3 HAD6, HA9, or PB6 E4 HC0/HBE0, HA0, or PB16 E10 V CC E11 V CC E12 V CC E13 V CC Freescale Semiconductor ...

Page 93

... GND F12 V CC F13 D18 F14 D19 F15 D20 F16 D17 G1 TIO1 G2 RXD or PE0 G3 TIO2 GND Freescale Semiconductor Pin Signal Name No. G7 GND G8 GND G9 GND G10 GND G11 GND G12 V CC G13 D12 G14 D15 G15 D16 G16 D14 H1 SCLK or PE2 ...

Page 94

... N9 A1 N10 A2 DSP56301 Technical Data, Rev. 10 Pin Signal Name No. N11 V CC N12 V CC N13 A16 N14 A17 N15 A20 N16 NC P1 TRST AA0/RAS0 P4 CLKOUT P5 PINIT/NMI P6 GND AA3/RAS3 P9 EXTAL P10 A5 P11 A8 P12 A12 P13 NC P14 A15 P15 NC P16 A18 AA1/RAS1 Freescale Semiconductor ...

Page 95

... A2, B1, and B2 — pins A15, B15, B16, C14, C15, C16, and D14 — pins N3, R1, R2, and T2 — pins N16, P13, P15, R15, R16, and T15 Do not connect any line, component, trace, or via to these pins. Freescale Semiconductor Pin Signal Name No. R13 ...

Page 96

... DSP56301 Technical Data, Rev. 10 Pin Signal Name No. D22 E15 D23 D16 D3 K14 D4 K16 D5 J14 D6 K15 D7 J16 D8 H16 D9 H14 DE M2 EXTAL P9 GND F10 GND F11 GND F6 GND F7 GND F8 GND F9 GND G10 GND G11 GND G6 GND G7 GND G8 GND G9 GND H10 GND H11 GND H6 Freescale Semiconductor ...

Page 97

... K10 GND K11 GND K6 GND K7 GND K8 GND K9 GND L10 GND L11 GND L6 GND L7 GND L8 GND L9 GND T6 P1 GND P6 P HA0 E4 HA1 C5 Freescale Semiconductor Pin Signal Name No. HA10 D2 HA2 B9 HA3 F2 HA4 F1 HA5 E1 HA6 F3 HA7 E2 HA8 D1 HA9 E3 HAD0 F2 HAD1 F1 HAD10 D4 HAD11 C2 HAD12 C3 HAD13 ...

Page 98

... HSAK B7 HSERR B6 HSTOP D7 HTA C6 HTRDY D8 DSP56301 Technical Data, Rev. 10 Pin Signal Name No. HWR D7 IRQA E14 IRQB D15 IRQC D13 IRQD C13 MODA E14 MODB D15 MODC D13 MODD C13 NC A15 B15 NC B16 C14 NC C15 NC C16 NC D14 NC N16 P13 NC P15 Freescale Semiconductor ...

Page 99

... PB10 D4 PB11 C2 PB12 C3 PB13 C4 PB14 B3 PB15 A3 PB16 E4 PB17 C5 PB18 B9 PB19 C11 PB2 E1 PB20 D8 PB21 A7 PB22 B7 PB23 C7 PB3 F3 PB4 E2 PB5 D1 Freescale Semiconductor Pin Signal Name No. PB6 E3 PB7 D2 PB8 C1 PB9 D3 PC0 M1 PC1 L4 PC2 L3 PC3 K3 PC4 K4 PC5 L2 PCAP T5 PD0 J4 PD1 J1 PD2 J2 PD3 K2 PD4 L1 PD5 ...

Page 100

... Do not connect any line, component, trace, or via to these pins. 3-22 Pin Signal Name No G12 H12 J12 CC V J13 K12 CC V K13 L12 CC V L13 DSP56301 Technical Data, Rev. 10 Pin Signal Name No. V M10 CC V M11 CC V M12 N11 CC V N12 CCP WR T8 XTAL R8 Freescale Semiconductor ...

Page 101

... MAP-BGA Package Mechanical Drawing Figure 3-6. DSP56301 Mechanical Information, 252-pin MAP-BGA Package Freescale Semiconductor MAP-BGA Package Mechanical Drawing Notes: 1. Dimensions are in millimeters. 2. Interpret dimensions and tolerances per ASME Y14.5M, 1994. 3. Dimension b is measured at the maximum solder ball diameter, parallel to datum plane Z. ...

Page 102

... Packaging 3-24 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 103

... To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case. Freescale Semiconductor , in °C can be obtained from this equation: J × θ ...

Page 104

... GND and V GND CC and circuits. GND , , ). TMS and V GND CCP P and RESET TRST DSP56301 Technical Data, Rev. 10 )/P . This value gives a better estimate pin on the DSP and from the V CC and pins V GND IRQA IRQB IRQC IRQD pins. GND P1 . Freescale Semiconductor , ...

Page 105

... DSP). A benchmark power consumption test algorithm is listed in Appendix A. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value. Freescale Semiconductor EXTAL Example 1. Current Consumption – ...

Page 106

... The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values. 4-4 ⁄ ⁄ MHz = I – – typF2 typF1 is 0.5 percent. If the rate of change of the frequency of EXTAL DSP56301 Technical Data, Rev slow EXTAL Freescale Semiconductor ...

Page 107

... Area w.s (SSRAM) ; Default: 1 w.s (SRAM) ; movep #$0d0000,x:M_PCTL; XTAL disable ; PLL enable ; CLKOUT disable ; ;Load the program ; move #INT_PROG,r0 move #PROG_START,r1 do #(PROG_END-PROG_START),PLOAD_LOOP move p:(r1)+,x0 move x0,p:(r0)+ nop PLOAD_LOOP ; ; Load the X-data ; move #INT_XDAT,r0 move #XDAT_START,r1 Freescale Semiconductor * * DSP56301 Technical Data, Rev A-1 ...

Page 108

... PROG_END nop nop XDAT_START ; org x:0 dc $262EB9 dc $86F2FE dc $E56A5F dc $616CAC dc $8FFD75 dc $9210A dc $A06D7B dc $CEA798 dc $8DFBF1 dc $A063D6 A-2 ; ebd y:(r4)+,y1 y:(r4)+,y0 y:(r4)+,y0 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 109

... XDAT_END YDAT_START ; org y:0 dc $5B6DA dc $C3F70B Freescale Semiconductor DSP56301 Technical Data, Rev. 10 A-3 ...

Page 110

... A-4 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 111

... M_DTXS EQU $FFFFCD ; DSP SLAVE TRANSMIT DATA FIFO (DTXS) M_DTXM EQU $FFFFCC; DSP MASTER TRANSMIT DATA FIFO (DTXM) M_DRXR EQU $FFFFCB; DSP RECEIVE DATA FIFO (DRXR) M_DPSR EQU $FFFFCA; DSP PCI STATUS REGISTER (DPSR) Freescale Semiconductor PLL control reg DSP56301 Technical Data, Rev. 10 A-5 ...

Page 112

... Host PCI Address Register Bit Flags M_ARL EQU $00ffff; DSP PCI Transaction Address (Low) M_C EQU $0f0000; PCI Bus Command M_BE EQU $f00000; PCI Byte Enables ; DSP Status Register Bit Flags M_HCP EQU 0 ; Host Command pending A-6 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 113

... Word Select 0 M_WDS1 EQU 1 ; Word Select 1 M_WDS2 EQU 2 ; Word Select 2 M_SSFTD EQU 3 ; SCI Shift Direction M_SBK EQU 4 ; Send Break M_WAKE EQU 5 ; Wakeup Mode Select M_RWU EQU 6 ; Receiver Wakeup Enable M_WOMS EQU 7 ; Wired-OR Mode Select Freescale Semiconductor DSP56301 Technical Data, Rev. 10 A-7 ...

Page 114

... M_TSR1 EQU $FFFFA9; SSI1 Time Slot Register M_RX1 EQU $FFFFA8; SSI1 Receive Data Register M_SSISR1 EQU $FFFFA7; SSI1 Status Register M_CRB1 EQU $FFFFA6; SSI1 Control Register B M_CRA1 EQU $FFFFA5; SSI1 Control Register A M_TSMA1 EQU $FFFFA4; SSI1 Transmit Slot Mask Register A A-8 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 115

... Transmitter Underrun Error FLag M_ROE EQU 5 ; Receiver Overrun Error Flag M_TDE EQU 6 ; Transmit Data Register Empty M_RDF EQU 7 ; Receive Data Register Full ; SSI Transmit Slot Mask Register A M_SSTSA EQU $FFFF ; SSI Transmit Slot Bits Mask A (TS0-TS15) Freescale Semiconductor DSP56301 Technical Data, Rev. 10 A-9 ...

Page 116

... DMA3 Interrupt Priority Level (low) M_D3L1 EQU 19 ; DMA3 Interrupt Priority Level (high) M_D4L EQU $300000; DMA4 Interrupt priority Level Mask M_D4L0 EQU 20 ; DMA4 Interrupt Priority Level (low) M_D4L1 EQU 21 ; DMA4 Interrupt Priority Level (high) A-10 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 117

... M_TPLR EQU $FFFF83 ; TIMER Prescaler Load Register M_TPCR EQU $FFFF82 ; TIMER Prescalar Count Register ; Timer Control/Status Register Bit Flags M_TE EQU 0 ; Timer Enable M_TOIE EQU 1 ; Timer Overflow Interrupt Enable M_TCIE EQU 2 ; Timer Compare Interrupt Enable Freescale Semiconductor Mask (low) (high) DSP56301 Technical Data, Rev. 10 A-11 ...

Page 118

... M_DCR1 EQU $FFFFE8; DMA1 Control Register ; Register Addresses Of DMA2 M_DSR2 EQU $FFFFE7; DMA2 Source Address Register M_DDR2 EQU $FFFFE6; DMA2 Destination Address Register M_DCO2 EQU $FFFFE5; DMA2 Counter M_DCR2 EQU $FFFFE4; DMA2 Control Register ; Register Addresses Of DMA4 A-12 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 119

... DMA Channel Transfer Done Status 3 M_DTD4 EQU 4 ; DMA Channel Transfer Done Status 4 M_DTD5 EQU 5 ; DMA Channel Transfer Done Status 5 M_DACT EQU 8 ; DMA Active State M_DCH EQU $E00 ; DMA Active Channel Mask (DCH0-DCH2) M_DCH0 EQU 9 ; DMA Active Channel 0 Freescale Semiconductor DSP56301 Technical Data, Rev. 10 A-13 ...

Page 120

... DRAM Control Register M_BCW EQU $ Page Wait States Bits Mask (BCW0-BCW1) M_BRW EQU $C ; Out Of Page Wait States Bits Mask (BRW0-BRW1) M_BPS EQU $300 ; DRAM Page Size Bits Mask (BPS0-BPS1) M_BPLE EQU 11 ; Page Logic Enable A-14 DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 121

... M_BEN EQU 10 ; Burst Enable M_TAS EQU Synchronize Select M_BRT EQU 12 ; Bus Release Timing M_XYS EQU 16 ; Stack Extension space select bit in OMR. M_EUN EQU 17 ; Extensed stack UNderflow flag in OMR. M_EOV EQU 18 ; Extended stack OVerflow flag in OMR. Freescale Semiconductor DSP56301 Technical Data, Rev. 10 A-15 ...

Page 122

... I_TIM0OF EQU I_VEC+$26 A-16 ; Hardware RESET ; Stack Error ; Illegal Instruction ; Debug Request ; Trap ; Non Maskable Interrupt ; IRQA ; IRQB ; IRQC ; IRQD ; DMA Channel 0 ; DMA Channel 1 ; DMA Channel 2 ; DMA Channel 3 ; DMA Channel 4 ; DMA Channel 5 ; TIMER 0 compare ; TIMER 0 overflow DSP56301 Technical Data, Rev. 10 Freescale Semiconductor ...

Page 123

... I_HST EQU I_VEC+$6E I_HPMA EQU I_VEC+$70 I_HCNMI EQU I_VEC+$72 ;------------------------------------------------------------------------ ; INTERRUPT ENDING ADDRESS ;------------------------------------------------------------------------ I_INTEND EQU I_VEC+$FF Freescale Semiconductor ; TIMER 1 compare ; TIMER 1 overflow ; TIMER 2 compare ; TIMER 2 overflow ; ESSI0 Receive Data ; ESSI0 Receive Data With Exception Status ; ESSI0 Receive last slot ; ESSI0 Transmit data ...

Page 124

... Ordering Information Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order. Supply Part Package Type Voltage DSP56301 3.3 V Thin Quad Flat Pack (TQFP) Molded Array Process-Ball Grid Array (MAP-BGA) How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations not listed: ...