ISP1761ET NXP Semiconductors, ISP1761ET Datasheet - Page 90

no-image

ISP1761ET

Manufacturer Part Number
ISP1761ET
Description
USB Interface IC USB 2.0 HS OTG HOST
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1761ET

Operating Supply Voltage
1.65 V to 3.6 V
Lead Free Status / Rohs Status
 Details
Other names
ISP1761ET,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1761ET
Manufacturer:
NXP
Quantity:
853
Part Number:
ISP1761ET
Manufacturer:
ST
0
Part Number:
ISP1761ET
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
ISP1761ET-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1761ETGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1761ETUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
ISP1761_4
Product data sheet
Fig 16. Dual-role B-device state diagram
9.4.3 HNP implementation and OTG state machine
chrg_vbus/
loc_conn/
START
b_host
loc_sof
a_conn
The OTG state machine is the software behind all the OTG functionality. It is implemented
in the microprocessor system that is connected to the ISP1761. The ISP1761 provides
registers for all input status, the output control and timers to fully support the state
machine transitions in
The following steps are required to enable an OTG interrupt:
1. Set the polarity and level-triggering or edge-triggering mode of the HW Mode Control
b_wait_acon
b_sess_vld/
chrg_vbus/
loc_conn/
loc_sof/
OTG Control register: Provides control to V
line pull-up or pull-down, SRP detection, and so on.
OTG Status register: Provides status detection on V
V
OTG Interrupt Latch register: Provides interrupts for status change in OTG Interrupt
Status register bits and the OTG Timer time-out event.
OTG Interrupt Enable Fall and OTG Interrupt Enable Rise registers: Provide interrupt
mask for OTG Interrupt Latch register bits.
OTG Timer register: Provides 0.01 ms base programmable timer for use in the OTG
state machine.
register.
id/ |
BUS
session valid, session end, overcurrent and bus status.
b_sess_vld/
id/ |
Figure 15
Rev. 04 — 5 March 2007
b_ase0_brst_tmout
a_bus_resume |
a_bus_suspend
b_bus_req/ |
chrg_vbus/
b_bus_req &
b_hnp_en &
drv_vbus/
loc_conn/
loc_sof/
b_idle
a_conn/
b_sess_vld/
and
Figure
id/ |
16. These registers include:
BUS
id/
b_srp_done
driving, charging or discharging, data
id/ |
b_sess_end &
b_bus_req &
b_se0_srp
BUS
b_peripheral
Hi-Speed USB OTG controller
chrg_vbus/
b_sess_vld
loc_conn
loc_sof/
and data lines including ID,
pulse chrg_vbus
pulse loc_conn
chrg_vbus/
drv_vbus/
loc_conn/
b_srp_init
loc_sof/
a_idle
loc_sof/
004aaa567
© NXP B.V. 2007. All rights reserved.
ISP1761
90 of 163

Related parts for ISP1761ET