H5PS1G83EFR-S6C HYNIX SEMICONDUCTOR, H5PS1G83EFR-S6C Datasheet - Page 39

58T1895

H5PS1G83EFR-S6C

Manufacturer Part Number
H5PS1G83EFR-S6C
Description
58T1895
Manufacturer
HYNIX SEMICONDUCTOR
Datasheet

Specifications of H5PS1G83EFR-S6C

Memory Type
SDRAM
Memory Configuration
128M X 8
Access Time
15ns
Memory Case Style
FBGA
No. Of Pins
60
Operating Temperature Range
0°C To +85°C
Memory Size
1 Gbit
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
H5PS1G83EFR-S6C
Manufacturer:
HYNIX
Quantity:
4 000
Part Number:
H5PS1G83EFR-S6C
Manufacturer:
SK Hynix Inc
Quantity:
1 600
Part Number:
H5PS1G83EFR-S6C
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Company:
Part Number:
H5PS1G83EFR-S6C
Quantity:
7 000
Part Number:
H5PS1G83EFR-S6C-C
Manufacturer:
HYNIX
Quantity:
9 500
Part Number:
H5PS1G83EFR-S6C-C
Manufacturer:
HYNIX
Quantity:
135
Part Number:
H5PS1G83EFR-S6C-C-6Z
Manufacturer:
HYNIX
Quantity:
5 361
Rev. 0.4 / Nov 2008
are satisfied.
For example, the device will support tnRP = RU {tRP / tCK (avg)}, which is in clock cycles, if all input clock
jitter specifications are met. This means: For DDR2-667 5-5-5, of which tRP = 15ns, the device will support
tnRP =RU {tRP / tCK (avg)} = 5, i.e. as long as the input clock jitter specifications are met, Precharge
command at Tm and Active command at Tm+5 is valid even if (Tm+5 - Tm) is less than 15ns due to input
clock jitter.
33. tDAL [nCK] = WR [nCK] + tnRP [nCK] = WR + RU {tRP [ps] / tCK (avg) [ps]}, where WR is the value
programmed in the mode register set.
34. New units, ‘tCK (avg)’ and ‘nCK’, are introduced in DDR2-667 and DDR2-800.
Unit ‘tCK (avg)’ represents the actual tCK (avg) of the input clock under operation.
Unit ‘nCK’, represents one clock cycle of the input clock, counting the actual clock edges.
Note that in DDR2-400 and DDR2-533, ‘tCK’, is used for both concepts.
ex) tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered
at Tm+2, even if (Tm+2 - Tm) is 2 x tCK (avg) + tERR(2per),min.
35. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as
'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter
specified is a random jitter meeting a Gaussian distribution.
Clock period jitter during DLL locking period
Cycle to cycle clock period jitter during DLL
Cumulative error across n cycles,
Cumulative error across n cycles,
Cumulative error across 2 cycles
Cumulative error across 3 cycles
Cumulative error across 4 cycles
Cumulative error across 5 cycles
Cycle to cycle clock period jitter
n=11...50, inclusive
n=6...10, inclusive
Clock period jitter
Duty cycle jitter
locking period
Parameter
tJIT (per)
tJIT (per, lck)
tJIT (cc)
tJIT (cc, lck)
tERR(2per)
tERR(3per)
tERR(4per)
tERR(5per)
tERR(6~10per)
tERR(11~50per)
tJIT (duty)
Symbol
-125
-100
-250
-200
-175
-225
-250
-250
-350
-450
-125
min
DDR2-667
max
125
100
250
200
175
225
250
250
350
450
125
-100
-200
-160
-150
-175
-200
-200
-300
-450
-100
min
-80
DDR2-800
max
100
200
160
150
175
200
200
300
450
100
80
H5PS1G43EFR
H5PS1G83EFR
H5PS1G63EFR
Units
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
Notes
35
35
35
35
35
35
35
35
35
35
35
39

Related parts for H5PS1G83EFR-S6C