XC4028EX-4BG352I Xilinx Inc, XC4028EX-4BG352I Datasheet - Page 43

• Manufacturer Part Number: XC4028EX-4BG352I
• Description: FPGA XC4000E Family 28K Gates 2432 Cells 0.35um Technology 5V 352-Pin BGA
• Manufacturer: Xilinx Inc

Specifications of XC4028EX-4BG352I

• Package: 352BGA
• Family Name: XC4000E
• Device Logic Gates: 28000
• Device Logic Units: 2432
• Device System Gates: 50000
• Number Of Registers: 2560
• Typical Operating Supply Voltage: 5 V
• Maximum Number Of User I/os: 256
• Ram Bits: 32768
• Re-programmability Support: Yes

is passed through and is captured by each FPGA when it
recognizes the 0010 preamble. Following the length-count
data, each FPGA outputs a High on DOUT until it has
received its required number of data frames.
After an FPGA has received its configuration data, it
passes on any additional frame start bits and configuration
data on DOUT. When the total number of configuration
clocks applied after memory initialization equals the value
of the 24-bit length count, the FPGAs begin the start-up
sequence and become operational together. FPGA I/O are
normally released two CCLK cycles after the last configura-
tion bit is received.
start-up timing for an XC4000 Series device.
The daisy-chained bitstream is not simply a concatenation
of the individual bitstreams. The PROM file formatter must
be used to combine the bitstreams for a daisy-chained con-
figuration.
Multi-Family Daisy Chain
All Xilinx FPGAs of the XC2000, XC3000, and XC4000
Series use a compatible bitstream format and can, there-
fore, be connected in a daisy chain in an arbitrary
sequence. There is, however, one limitation. The lead
device must belong to the highest family in the chain. If the
chain contains XC4000 Series devices, the master nor-
mally cannot be an XC2000 or XC3000 device.
The reason for this rule is shown in
Since all devices in the chain store the same length count
value and generate or receive one common sequence of
CCLK pulses, they all recognize length-count match on the
same CCLK edge, as indicated on the left edge of
Figure
CCLK pulses until it reaches its finish point F. The different
families generate or require different numbers of additional
CCLK pulses until they reach F. Not reaching F means that
the device does not really finish its configuration, although
DONE may have gone High, the outputs became active,
and the internal reset was released. For the XC4000 Series
device, not reaching F means that readback cannot be ini-
May 14, 1999 (Version 1.6)
47. The master device then generates additional
R
Figure 47 on page 53
Product Obsolete or Under Obsolescence
Figure 47 on page
XC4000E and XC4000X Series Field Programmable Gate Arrays
shows the
53.
tiated and most boundary scan instructions cannot be
used.
The user has some control over the relative timing of these
events and can, therefore, make sure that they occur at the
proper time and the finish point F is reached. Timing is con-
trolled using options in the bitstream generation software.
XC3000 Master with an XC4000 Series Slave
Some designers want to use an inexpensive lead device in
peripheral mode and have the more precious I/O pins of the
XC4000 Series devices all available for user I/O.
provides a solution for that case.
This solution requires one CLB, one IOB and pin, and an
internal oscillator with a frequency of up to 5 MHz as a
clock source. The XC3000 master device must be config-
ured with late Internal Reset, which is the default option.
One CLB and one IOB in the lead XC3000-family device
are used to generate the additional CCLK pulse required by
the XC4000 Series devices. When the lead device removes
the internal RESET signal, the 2-bit shift register responds
to its clock input and generates an active Low output signal
for the duration of the subsequent clock period. An external
connection between this output and CCLK thus creates the
extra CCLK pulse.
Figure 44: CCLK Generation for XC3000 Master
Driving an XC4000 Series Slave
0
1
1
0
0
Reset
.
.
etc
0
0
1
1
1
.
.
Active Low Output
Active High Output
OE/T
Output
Connected
to CCLK
Figure 44
X5223
6-47
6