3222/3223-DB1 Silicon Laboratories Inc, 3222/3223-DB1 Datasheet
3222/3223-DB1
Specifications of 3222/3223-DB1
Related parts for 3222/3223-DB1
3222/3223-DB1 Summary of contents
Page 1
IA3222/23 DAA C Features Programmable worldwide telecom compliance with one hardware build V.92 (56 kb/s) performance Virtually unlimited high-voltage isolation Highly-competitive BOM cost Lowest pin count chipset Applications Low-cost fax-engine DAA retrofits Point-of-sale terminals ...
Page 2
IA3222/23 Functional Block Diagram Serial I/O Control/Status Registers Filtering PWM Analog Tx Encoding PWM Decoding Analog Rx Filtering Supervision f Line Status Processing Converter IA3223 2 V Rev. 5.0 DC Termination Tip AC BOM Termination Ring V/F Converter IA3222 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
IA3222/23 6.14. Lightning Surges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
Electrical Specifications Table 1. Recommended Operating Conditions Symbol Operating temperature V Power-supply voltage DD V Logic-low input voltage IL V Logic-high input voltage IH V Optional AC ACREF AC reference capacitor (pin left open)* C1 External capacitor #1 C2 ...
Page 6
IA3222/23 Table 2. Absolute Maximum Ratings Parameter Junction operating and storage temperature ESD (human body model) Power-supply voltage Voltage at any pin Current at any input or output (System Side) Loop Current (IA3222) Table 3. DC Characteristics Parameter Logic input ...
Page 7
Table 4. AC Characteristics Symbol tcdo Clock falling edge to Data Out valid from driven or floating state* tcsdf Chip Select disabled to Data Out floating* Internal sampling rate based on internal clock Load = 50 pF *Note ...
Page 8
IA3222/23 Table 5. Off-Hook Receiver Performance Parameter Idle channel noise referred to Tip and Ring Total harmonic distortion Gain from Tip and Ring to RX OUT pin Gain from Tip and Ring to RX OUT pin Receiver power headroom Maximum ...
Page 9
Table 6. On-Hook Receiver (Caller ID) Performance Parameter Caller ID noise referred to Tip and Ring Caller ID distortion Caller ID gain, Tip and Ring to AC REF Maximum level at Tip and Ring Maximum level at ...
Page 10
IA3222/23 Table 7. Transmitter Performance Parameter Idle channel noise referred to Tip and Ring Total harmonic distortion Gain from TX pin to Tip and Ring IN Part-to-part gain variation at 1 kHz, 600 mode, normal headroom Transmitter power headroom, ...
Page 11
Table 8. Line-Side Characteristics Parameter Self-regulated supply voltage Current protection threshold On-hook voltage-protection threshold Temperature-shutdown threshold On-hook dc resistance, Tip to Ring Ringer equivalent load Return loss at 1 kHz (typical) or 300–3400 Hz (minimum) Echo return loss, ITU-T G.122 ...
Page 12
IA3222/23 Table 8. Line-Side Characteristics (Continued) Parameter Transhybrid distortion referred to line Tip-Ring voltage Loop-current limit 12 Conditions 600 load, –10 dBm signal, normal or high headroom mA, no current limit, DD lowest headroom I = ...
Page 13
Typical Performance Characteristics sti rsu ...
Page 14
IA3222/23 Sno op g ain versus DC volta ge (V) 1.3 1.2 1.1 1 0.9 0.8 0.7 0.6 0 Figure ...
Page 15
ith ...
Page 16
IA3222/23 Rec eiv er-path PSR alias ing into audio band with s elected out-of-band frequencies - ...
Page 17
Applications 3.1. IA3222B for Worldwide Telecom Compliance 1 2 VDD HCAP 5 GND 9 Rev. 5.0 IA3222/23 17 ...
Page 18
IA3222/23 3.2. Bill of Materials Qty Ref 1 BR1 C3, C15 C6, C8, C9 isolation bridge capacitors, drawn on PCB C11 1 C12 1 C13 1 Q1 ...
Page 19
Table 9. IA3222/23 Bill of Materials (Continued) Qty Ref 1 R10 1 R12 1 R14 1 R15 2 U1, U2 Option C16 2.2 µF 6.3 V 0603 (only if more signal headroom is needed at the low or lowest headroom ...
Page 20
IA3222/23 3.3. Application Schematic (Legacy TBR21 Current-Limit Support) TBR21 current limiting is no longer required in Europe but may still be required for certain countries, e.g. Algeria, Bahrain, Croatia, Estonia, Ghana, Ivory Coast, Lebanon, Morocco, and Turkey. This application circuit ...
Page 21
Bill of Materials (Legacy TBR21 Current-Limit Support) Table 10. Legacy TBR21 Current-Limit Support Bill of Materials Qty Ref 1 BR1 C3, C15 C6, C8, C9 isolation bridge capacitors, drawn ...
Page 22
IA3222/23 Table 10. Legacy TBR21 Current-Limit Support Bill of Materials (Continued) Qty Ref 1 R15 2 U1, U2 Option C16 1 µ 0603 (only if more signal headroom is needed at the low or lowest headroom setting) Option ...
Page 23
Overview The chipset provides a low-cost, worldwide-compliant telephone line interface. Due to its high level of integration, only a few external components are required for operation. Its patented isolation bridge technology eliminates the need for costly and bulky transformers ...
Page 24
... Legacy TBR21 (current limiting) support is possible but not recommended since so few countries require it and the standard has been superseded. In order to meet TBR21 current limiting requirements, a DAA needs to dissipate 2 W safely. In the IA3222/3223 application, about half of this power is dissipated in R3, R4, R10, and R11, and the other half in the NPN transistor. ...
Page 25
... The main hook switch is composed of three parallel NPN transistors (Q2–Q4) and three emitter ballasting resistors (R5–R7). This structure is necessary when using low-cost, generic 300 V transistors in order to keep these transistors out of their quasi-saturation region at high loop currents. Figure 29. IA3222/3223 Evaluation Board Rev. 5.0 IA3222/23 ...
Page 26
... IA3222/23 5.2. Sample Layout Figure 30. IA3222/3223 Evaluation Board Layout 26 Rev. 5.0 ...
Page 27
Layout Guidelines Minimize trace lengths between U1, R1, and R15. Disc capacitors and their connecting traces should be drawn exactly as shown, with 4.95 mm (195 mils) diameters, 2.5 mm (98.5 mils) spacing and 10 mil traces ...
Page 28
IA3222/23 5.5. Interfacing Examples ( coupled) CODEC coupled) Optional CODEC reference ACRef 100nF ( coupled) CODEC CODEC + - Figure 32. Differential interface (Without Reference ...
Page 29
... Line Monitoring 6.1. On-Hook Line Status Theory of Operation The IA3222/3223 chipset was designed to provide ac and dc information about the telephone line and allow intelligent line management and automatic telephone devices to share the line with human-controlled applications. Automatic DAA applications may be found in set-top boxes, alarm systems, fax machines, meter readers, remote- diagnostic modems, answering machines, VoIP boxes, etc ...
Page 30
IA3222/23 In countries that have strong ring signals, setting one of the upper two thresholds (22 ring detection of most dial pulses. The first pulse may still be detected because the initial dial pulse or off-hook transient ...
Page 31
Line in Use and Line Disconnect The LIU detector line-voltage threshold detector. One of four levels (~2.5, 15, 22.5, and 30 V) can be selected. Unfortunately, line-in-use status is ambiguous for voltages between 12 V and ...
Page 32
IA3222/23 6.8. Theory of Operation- Off-Hook Line Status In the off-hook state, the same gyrator circuit that is used for on-hook line-status monitoring is reconfigured to filter audio signals from the line-current change circuit (parallel-pickup detector) so that changes in ...
Page 33
Measuring Loop-Current Changes through the Received Audio Signal The Line Side senses line-current information and encodes it for the System Side offset superimposed onto the received audio data. Since modem DSP algorithms routinely remove low-frequency components ...
Page 34
IA3222/23 Another coupling method for lightning is via ground-return bounce. Since the lightning strike must return to ground (and especially if the ground is resistive), the local voltage at the ground return may bounce by thousands of volts for several ...
Page 35
... The IA3222/3223 chipset does not need these costly EMI capacitors because of the high RF impedance of the isolation capacitors. These capacitors achieve an effective breakdown voltage in the tens only the cost of the PCB area they occupy ...
Page 36
IA3222/23 6.17. Power-Line Cross A power-line cross is a fault condition that occurs when a power line is connected to the phone line. This is usually due to a downed power line. All DAAs provide isolation protection against common-mode power ...
Page 37
... EMC An advantage of the IA3222/3223 chipset is that many applications do not require the usual telephone-line EMC suppression components. The 2 pF total value of the isolation capacitors presents significant impedance at VHF and UHF radiating frequencies. At 300 MHz has a reactive impedance of 265 , comparable to that of ferrite beads ...
Page 38
IA3222/23 7. Registers 7.1. Register Map Register Control Line Side programming MSB Line Side programming LSB Thresholds Line status (read only) 1 ...
Page 39
Line-Side Programming Registers LP5 LP4 0 0 High transmit voltage headroom and dc voltage drop (reset state *Note: This mode is not allowed in 600 µF or 900 + ...
Page 40
IA3222/23 7.4. Threshold Register LTH1 LTH0 Line-in-Use Threshold (VDC Line-disconnect detection (~2.5 V) *Note: The parallel-pickup threshold must be selected based on line usage and history. Depending on the application, selecting too ...
Page 41
Divider Register Clock Mode Internal (reset state External divided External divided External divided External divided ...
Page 42
IA3222/23 8. Suggested Country Settings Table 13. Suggested Country Settings Country LTH[1:0] LP[3,2,0] 00 000 Argentina 10 100 Australia 00 000 Belarus 10 000 Brazil 01 000 Brunei 01 000 Canada 00 000 Chile 01 000 China * 01 110 ...
Page 43
Table 13. Suggested Country Settings (Continued) 11 000 Poland 01 100 Portugal 01 000 Qatar 10 000 Romania 00 000 Russia 01 000 Singapore 01 100 Slovakia 10 000 South Africa 01 100 Spain 00 000 Syria 01 000 Taiwan ...
Page 44
IA3222/23 9. Pin Description—IA3223 System-Side QSOP-16 Table 14. IA3223 System Side Pin Definitions Pin Number Pin Name 1 LineStat 2 SCLK OUT OUT 8 ExtClk 9 C EXT2 ...
Page 45
Pin Description—IA3223A System-Side QSOP-20 Table 15. IA3223A System Side Pin Definitions Pin Number Pin Name 1 LineStat 2 SCLK OUT OUT 8 ExtClk 9 RNG/PPU 10 LIU/LD ...
Page 46
IA3222/23 11. Pin Description—IA3222B Line-Side MSOP-10 Table 16. IA3222B Line Side Pin Definitions Pin Number Pin Name 1 Hook 2 ICT 3 ICR 4 ICG 5 HCap GND 10 V ...
Page 47
Ordering Guide Part Number* IA3223-C-FU IA3223A-C-FU Part Number* IA3222B-F-FT *Note: Add an “R” to the end of the ordering part number to denote tape and reel packaging. System-Side Devices Package RoHS Compliant? QSOP-16 Yes QSOP-20 Yes Line-Side Devices Package ...
Page 48
IA3222/23 13. Package Markings (Top Markings) Codes for the IA3222-C-FU, IA3223A-C-FU, and IA3222B-F-FT top marks are as follows Current Year Work Week Die Revision T...T = Trace Code Figure ...
Page 49
Figure 39. IA3222B-F-FT Top Marking Rev. 5.0 IA3222/23 49 ...
Page 50
IA3222/23 14. Package Outline: QSOP-16 and QSOP-20 50 Rev. 5.0 ...
Page 51
Package Outline: MSOP-10 Rev. 5.0 IA3222/23 51 ...
Page 52
IA3222/ OCUMENT HANGE IST Revision 4.2 to Revision 5.0 Updated from Integration Associates formatting to Silicon Laboratories Removed 8-pin IA3222A option Updated on-hook voltage-protection threshold specification Updated application schematics and BOM Added suggested ...
Page 53
N : OTES Rev. 5.0 IA3222/23 53 ...
Page 54
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...