TC58NVG1S3ETA00 Toshiba, TC58NVG1S3ETA00 Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/6/668/toshiba_sml.jpg)
TC58NVG1S3ETA00
Manufacturer Part Number
TC58NVG1S3ETA00
Description
Manufacturer
Toshiba
Datasheet
1.TC58NVG1S3ETA00.pdf
(65 pages)
Specifications of TC58NVG1S3ETA00
Cell Type
NAND
Density
2Gb
Access Time (max)
30us
Interface Type
Serial
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Package Type
TSOP-I
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Commercial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
256M
Supply Current
30mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TC58NVG1S3ETA00
Manufacturer:
MICROCHIP
Quantity:
1 000
Company:
Part Number:
TC58NVG1S3ETA00
Manufacturer:
Toshiba
Quantity:
6 983
Command
RY
RY
RY
(1) Multi Page Read without Data Cache
input
/
/
/
BY
BY
BY
60
Multi Page Read Operation
The device has a Multi Page Read operation and Multi Page Read with Data Cache operation..
The sequence of command and address input is shown below.
Same page address (PA0 to PA5) within each district has to be selected.
A
A
B
B
Address input
Selected
page
(3 cycle)
Page Address
PA0 to PA16
Command
Command
(District 0)
input
input
00
00
edge of WE in the 30h command input cycle (after the 2 Districts address information has been
latched). The device will be in the Busy state during this transfer period.
with the RE clock from the start address designated in the address input cycle.
CA0 to CA11, PA0 to PA16
The data transfer operation from the cell array to the Data Cache via Page Buffer starts on the rising
After the transfer period, the device returns to Ready state. Serial data can be output synchronously
Column + Page Address
CA0 to CA11, PA0 to PA16
Column + Page Address
District 0
Address input
Address input
(5 cycle)
(5 cycle)
60
(District 0)
(District 1)
Address input
Reading
Page Address
(3 cycle)
PA0 to PA16
(District 1)
05
05
District 1
Address input
Address input
Column Address
Column Address
CA0 to CA11
(2 cycle)
CA0 to CA11
30
(District 0)
(District 1)
33
tR
Selected
page
E0
E0
Data output
Data output
(District 1)
TC58NVG1S3ETA00
(District 0)
A
A
2010-05-21C
B
B