DS2180AQN/T&R Maxim Integrated Products, DS2180AQN/T&R Datasheet - Page 15
![IC TRANSCEIVER T1 IND 44-PLCC](/photos/6/62/66291/175-44-plcc_sml.jpg)
DS2180AQN/T&R
Manufacturer Part Number
DS2180AQN/T&R
Description
IC TRANSCEIVER T1 IND 44-PLCC
Manufacturer
Maxim Integrated Products
Datasheet
1.DS2180A.pdf
(35 pages)
Specifications of DS2180AQN/T&R
Function
Transceiver
Interface
T1
Number Of Circuits
1
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
3mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-LCC, 44-PLCC
Includes
Alarm Generation and Detection, B7 Stuffing Mode, B8ZS Mode, Error Detection and Counter, "Hardware" Mode, Transparent Mode
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS2180AQN/T&RDS2180AQN/T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
RECEIVE SIGNALING
Robbed bit signaling data is presented at RABCD during each channel time in signaling frames for all 24
incoming channels. Logical combination of clocks RMSYNC, RSIGFR and RSIGSEL allow the user to
identify and extract AB or ABCD signaling data.
RMR1–RMR3: RECEIVE MARK REGISTERS Figure 13
(MSB)
193S RECEIVE MULTIFRAME TIMING Figure 14
NOTES:
1. Signaling data is updated during signaling frames on channel boundaries. RABCD is the LSB of each
2. RLINK data (S-bit) is updated one bit time prior to S-bit frames and held for two frames.
SYMBOL
CH16
CH24
CH8
channel word in non-signaling frames
CH24
CH1
CH15
CH23
CH7
POSITION
RMR3.7
RMR1.0
CH14
CH22
CH6
CH13
CH21
CH5
NAME AND DESCRIPTION
Receive Mark Registers. Each of these bit positions represents a
DS0 channel in the incoming T1 frame. When set, the
corresponding channel will output codes determined by RCR.4 and
RCR.5.
CH12
CH20
15 of 35
CH4
CH11
CH19
CH3
CH10
CH18
CH2
CH17
CH1
CH9
RMR1
RMR2
RMR3
(LSB)
DS2180A