MAX3100CEE Maxim Integrated Products, MAX3100CEE Datasheet - Page 3

IC UART SPI/MICRWIRE COMP 16QSOP

MAX3100CEE

Manufacturer Part Number
MAX3100CEE
Description
IC UART SPI/MICRWIRE COMP 16QSOP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of MAX3100CEE

Features
Low Power
Number Of Channels
1, UART
Fifo's
8 Byte
Protocol
RS232, RS485
Voltage - Supply
2.7 V ~ 5.5 V
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
16-SSOP (0.150", 3.90mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX3100CEE
Manufacturer:
MAXIM
Quantity:
44
Part Number:
MAX3100CEE
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
MAX3100CEE
Manufacturer:
MAXIM
Quantity:
1 000
Part Number:
MAX3100CEE
Manufacturer:
MAXIM
Quantity:
1 000
Part Number:
MAX3100CEE
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX3100CEE
Quantity:
23
Part Number:
MAX3100CEE+
Manufacturer:
Maxim
Quantity:
15 139
Part Number:
MAX3100CEE+
Manufacturer:
Maxim
Quantity:
27
Part Number:
MAX3100CEE+T
Manufacturer:
Maxim
Quantity:
10 000
Part Number:
MAX3100CEE+T
Manufacturer:
MAXIM
Quantity:
300
Part Number:
MAX3100CEE+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX3100CEE-T
Manufacturer:
MAX
Quantity:
1 000
ELECTRICAL CHARACTERISTICS (continued)
(V
Note 1: t
Figure 1. Detailed Serial-Interface Timing
AC TIMING (Figure 1)
CS Low to DOUT Valid
CS High to DOUT Tri-State
CS to SCLK Setup Time
CS to SCLK Hold Time
SCLK Fall to DOUT Valid
DIN to SCLK Setup Time
DIN to SCLK Hold Time
SCLK Period
SCLK High Time
SCLK Low Time
SCLK Rising Edge
to CS Falling
CS Rising Edge
to SCLK Rising
CS High Pulse Width
Output Rise Time
Output Fall Time
CC
DOUT
SCLK
= +2.7V to +5.5V, T
DIN
CS
PARAMETER
and the CS used to select the MAX3100. A separation greater than t
CS0
and t
t
CSH
CS1
_______________________________________________________________________________________
specify the minimum separation between SCLK rising edges used to write to other devices on the SPI bus
A
t
DV
t
= T
CSS
t
DS
MIN
SYMBOL
t
DH
t
t
t
t
t
t
t
t
CSW
t
CSS
CSH
t
t
t
t
CS0
CS1
DO
DH
CH
DV
DS
CP
CL
to T
TR
t
t
r
f
MAX
(Note 1)
(Note 1)
, unless otherwise noted. Typical values are at T
C
C
C
TX, RTS, DOUT: C
TX, RTS, DOUT, IRQ: C
LOAD
LOAD
LOAD
t
CL
= 100pF, R
= 100pF
= 100pF
t
CH
SPI/MICROWIRE-Compatible
CONDITIONS
CS
LOAD
• • •
• • •
• • •
• • •
= 10kΩ
LOAD
= 100pF
= 100pF
CS0
and t
UART in QSOP-16
t
CS1
DO
A
ensures that the SCLK edge is ignored.
= +25°C.)
MIN
100
100
238
100
100
100
200
200
0
0
t
CSH
TYP
10
10
t
TR
MAX
100
100
100
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3

Related parts for MAX3100CEE