KM68257CP-15 Samsung, KM68257CP-15 Datasheet
KM68257CP-15
Available stocks
Related parts for KM68257CP-15
KM68257CP-15 Summary of contents
Page 1
... The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters. ...
Page 2
... Access Memory organized as 32,768 words by 8 bits. The KM68257C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit §Ì ...
Page 3
KM68257C/CL ABSOLUTE MAXIMUM RATINGS* Parameter Voltage on Any Pin Relative Voltage on V Supply Relative Power Dissipation Storage Temperature Operating Temperature * Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent ...
Page 4
KM68257C/CL AC CHARACTERISTICS (T TEST CONDITIONS Parameter Input Pulse Levels Input Rise and Fall Times Input and Output timing Reference Levels Output Loads Output Loads(A) DOUT 255 READ CYCLE Parameter Read Cycle Time Address Access Time Chip Select to Output ...
Page 5
KM68257C/CL WRITE CYCLE Parameter Write Cycle Time Chip Select to End of Write Address Setup Time Address Valid to End of Write Write Pulse Width(OE High) Write Pulse Width(OE Low) Write Recovery Time Write to Output High-Z Data to Write ...
Page 6
KM68257C/CL TIMING WAVE FORM OF READ CYCLE(2) ADD CS OE Data Out Icc Vcc I SB Current NOTES(READ CYCLE high for read cycle. 2. All read cycle timing is referenced from the last valid address to the ...
Page 7
KM68257C/CL TIMING WAVE FORM OF WRITE CYCLE(2) ADD CS WE High-Z Data In Data Out TIMING WAVE FORM OF WRITE CYCLE(3) ADD CS WE High-Z Data In High-Z Data Out (OE=Low Fixed CW( ...
Page 8
KM68257C/CL NOTES(WRITE CYCLE) 1. All write cycle timing is referenced from the last valid address to the first transition address write occurs during the overlap of a low CS and WE. A write begins at the latest transition ...
Page 9
KM68257C/CL PACKAGE DIMENSIONS 28-DIP-300 #28 7.01 0.20 0.276 0.008 #1 0. 0.025 28-SOJ-300 #28 8.51 0.12 0.335 0.005 #1 0. 0.0375 34.69 MAX 1.366 34.29 0.20 1.350 0.008 0.46 0.10 0.018 0.004 1.27 0.10 0.050 0.004 ...
Page 10
KM68257C/CL PACKAGE DIMENSIONS PACKAGE DIMENSIONS 28-TSOP1-0813.4F +0.10 0.20 -0.05 +0.004 0.008 -0.002 #1 0.55 #14 0.0217 0.25 TYP 0.010 0~8 ¡É 0.45 ~0.75 0.018 ~0.030 13.40 0.20 0.528 0.008 #28 #15 11.80 0.10 +0.10 0.465 0.15 0.004 -0.05 +0.004 0.006 ...