CDP1874CE Intersil Corporation, CDP1874CE Datasheet

no-image

CDP1874CE

Manufacturer Part Number
CDP1874CE
Description
High-Speed 8-Bit Input and Output Ports
Manufacturer
Intersil Corporation
Datasheet
March 1997
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
Features
• Parallel 8-Bit Input/Output Register with Buffered Out-
• High-Speed Data-In to Data-Out 85ns (Max) at V
• Flexible Applications In Microprocessor Systems as
• High Order Address-Latch Capability in CDP1800-
• Output Sink Current = 5mA (Min) at V
• Three-State Output - CDP1872C and CDP1874C
Ordering Information
Pinouts
CDP1872CE
CDP1874CE
CDP1875CE
puts
Buffers and Latches
Series Microprocessor Systems
CLOCK
NUMBER
DO0
CS1
D01
D02
D03
V
PART
DI0
DI1
DI2
DI3
SS
CDP1872C INPUT PORT
10
11
1
2
3
4
5
6
7
8
9
TOP VIEW
(PDIP)
TEMP. RANGE
-40
-40
-40
o
o
o
C to +85
C to +85
C to +85
|
o
o
o
Copyright
C
C
C
22
21
20
19
18
17
16
15
14
13
12
PDIP
PDIP
PDIP
V
DI7
D07
DI6
D06
DI5
D05
DI4
D04
CLR
CS2
DD
PACKAGE
©
Intersil Corporation 1999
DD
CLOCK
= 5V
CDP1874C, CDP1875C
DO0
CS1
D01
D02
D03
V
DI0
DI1
DI2
DI3
SS
CDP1874C INPUT PORT
E22.4
E22.4
E22.4
DD
11
10
PKG.
1
2
3
4
5
6
7
8
9
NO.
= 5V
TOP VIEW
High-Speed 8-Bit Input and Output Ports
4-76
(PDIP)
Description
The CDP1872C, CDP1874C and CDP1875C devices are
high-speed 8-bit parallel input and output ports designed for
use in the CDP1800 microprocessor system and for general
use in other microprocessor systems. The CDP1872C and
CDP1874C are 8-bit input ports; the CDP1875C is an 8-bit
output port.
These devices have flexible capabilities as buffers and data
latches and are reset by CLR input when the data strobe is
not active.
The CDP1872C and CDP1874C are functionally identical
except for device selects.The CDP1872C has one active low
and one active high select; the CDP1874C has two active
high device selects. These devices also feature Three-state
outputs when deselected. Data is strobed into the register on
the leading edge of the CLOCK and latched on the trailing
edge of the CLOCK.
The CDP1875C is an output port with data latched into the
registers when the device selects are active. There are two
active high and one active low selects. The output buffers
are enabled at all times.
22
21
20
19
18
17
16
15
14
13
12
V
DI7
D07
DI6
D06
DI5
D05
DI4
D04
CLR
CS2
DD
CDP1872C,
DO0
CS1
CS3
D01
D02
D03
V
DI0
DI1
DI2
DI3
SS
CDP1875C OUTPUT PORT
10
11
1
2
3
4
5
6
7
8
9
TOP VIEW
(PDIP)
File Number
22
21
20
19
18
17
16
15
14
13
12
1255.2
V
DI7
D07
DI6
D06
DI5
D05
DI4
D04
CLR
CS2
DD

Related parts for CDP1874CE

CDP1874CE Summary of contents

Page 1

... High Order Address-Latch Capability in CDP1800- Series Microprocessor Systems • Output Sink Current = 5mA (Min • Three-State Output - CDP1872C and CDP1874C Ordering Information PART NUMBER TEMP. RANGE o o CDP1872CE - +85 C PDIP o o CDP1874CE - +85 C PDIP o o CDP1875CE - +85 C PDIP Pinouts CDP1872C INPUT PORT (PDIP) TOP VIEW 1 ...

Page 2

Absolute Maximum Ratings DC Supply Voltage Range -0.5V to +7V DD (Voltage referenced to V Terminal) SS Input Voltage Range, All ...

Page 3

CDP1872C, CDP1874C, CDP1875C Logic Diagrams CS1 CS2 D DI CLOCK CLR FIGURE 1. EQUIVALENT LOGIC DIAGRAM ( LATCHES SHOWN) FOR CDP1872C CS1 CS2 CS3 CLR FIGURE 3. EQUIVALENT LOGIC DIAGRAM ( LATCHES SHOWN) ...

Page 4

CDP1872C, CDP1874C, CDP1875C CSI CS2 (CDP1872C) CSI CS2 (CDP1874C) CLOCK DATA IN t DATA BUS (HIGH Z) CLR FIGURE 4. TIMING WAVEFORMS FOR CDP1872C AND CDP1874C (INPUT-PORT TYPES) Dynamic Electrical Specifications PARAMETER OUTPUT PORT (FIGURE 5) Clock to Data Out ...

Page 5

CDP1872C, CDP1874C, CDP1875C MRD TPA MA8 ADDRESS BUS MA15 CDP1802 TPB DATA BUS FIGURE 6. CDP1874C USED AS AN INPUT PORT AND ADDRESS LATCH WITH CDP1875C USED AS AN OUTPUT PORT MRD ...

Page 6

... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords