AS82527 Intel Corporation, AS82527 Datasheet

no-image

AS82527

Manufacturer Part Number
AS82527
Description
Serial communications controller. Controller area network protocol
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AS82527
Manufacturer:
MICRON
Quantity:
4 450
Part Number:
AS82527
Manufacturer:
INTEL
Quantity:
5 510
Part Number:
AS82527
Manufacturer:
XILINX
0
Part Number:
AS82527F
Manufacturer:
INTEL
Quantity:
258
Part Number:
AS82527F8
Manufacturer:
STM
Quantity:
2 954
Part Number:
AS82527F8
Manufacturer:
Intel
Quantity:
10 000
Y
Y
Y
Y
The 82527 serial communications controller is a highly integrated device that performs serial communication
according to the CAN protocol It performs all serial communication functions such as transmission and
reception of messages message filtering transmit search and interrupt search with minimal interaction from
the host microcontroller or CPU
The 82527 is Intel’s first device to support the standard and extended message frames in CAN Specification
2 0 Part B It has the capability to transmit receive and perform message filtering on extended message
frames Due to the backwardly compatible nature of CAN Specification 2 0 the 82527 also fully supports the
standard message frames in CAN Specification 2 0 Part A
The 82527 features a powerful CPU interface that offers flexibility to directly interface to many different CPUs
It can be configured to interface with CPUs using an 8-bit multiplexed 16-bit multiplexed or 8-bit non-multi-
plexed address data bus for Intel and non-Intel architectures A flexible serial interface (SPI) is also available
when a parallel CPU interface is not required
The 82527 provides storage for 15 message objects of 8-byte data length Each message object can be
configured as either transmit or receive except for the last message object The last message object is a
receive-only buffer with a special mask design to allow select groups of different message identifiers to be
received
The 82527 also implements a global masking feature for message filtering This feature allows the user to
globally mask any identifier bits of the incoming message The programmable global mask can be used for
both standard and extended messages
The 82527 PLCC offers hardware or pinout compatibility with the 82526 It is pin-to-pin compatible with the
82526 except for pins 9 30 and 44 These pins are used as chip selects on the 82526 and are used as CPU
interface mode selection pins on the 82527
The 82527 is fabricated using Intel’s reliable CHMOS III 5V technology and is available in either 44-lead PLCC
or 44-lead QFP for the automotive temperature range (
Supports CAN Specification 2 0
Programmable Global Mask
15 Message Objects of 8-Byte Data
Length
Flexible CPU Interface
Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or
copyright for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products Intel retains the right to make
changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata
COPYRIGHT
Other brands and names are the property of their respective owners
Standard Data and Remote Frames
Extended Data and Remote Frames
Standard Message ldentifier
Extended Message ldentifier
14 Tx Rx Buffers
1 Rx Buffer with Programmable Mask
8-Bit Multiplexed
16-Bit Multiplexed
8-Bit Non-Multiplexed
(Synchronous Asynchronous)
Serial Interface
CONTROLLER AREA NETWORK PROTOCOL
SERIAL COMMUNICATIONS CONTROLLER
INTEL CORPORATION 1995
Automotive
82527
December 1995
b
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
40 C to
Programmable Bit Rate
Programmable Clock Output
Flexible Interrupt Structure
Flexible Status Interface
Configurable Output Driver
Configurable Input Comparator
Two 8-Bit Bidirectional I O Ports
44-Lead PLCC Package
44-Lead QFP Package
Pinout Compatibility with the 82526
a
125 C)
Order Number 272250-006

AS82527 Summary of contents

Page 1

... Intel products except as provided in Intel’s Terms and Conditions of Sale for such products Intel retains the right to make changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata COPYRIGHT INTEL CORPORATION 1995 82527 Automotive ...

Page 2

Figure 1 82527 Block Diagram Figure 2 44-Pin PLCC Package 272250 – 1 272250 –2 ...

Page 3

Figure 3 44-Pin QFP Package 82527 272250 –15 3 ...

Page 4

PIN DESCRIPTION The 82527 pins are described in this section Table 1 presents the legend for interpreting the pin types Symbol PIN DESCRIPTIONS Pin Name Pin Type V Ground GROUND connection must be connected externally ...

Page 5

Pin Name Pin Type AD0 A0 ICP I O-I-I Address Data bus in 8-bit multiplexed mode AD1 O-I-I Address bus in 8-bit non-multiplexed mode AD2 A2 CSAS I O-I-I Low byte bus in 16-bit ...

Page 6

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS Storage Temperature Voltage from Any Pin Laboratory testing shows the 82527 will withstand injected current into both RX0 ...

Page 7

D C Characteristics Symbol Parameter (1) I Supply Current CC (1) I Sleep Current SLEEP with V 2 Output Enabled No Load CC with V 2 Output Disabled CC (1) I Powerdown Current PD NOTES Typical ...

Page 8

A C Characteristics for 8 16-Bit Multiplexed Intel Modes (Modes 0 1) Conditions Symbol Parameter 1 t Oscillator Frequency XTAL 1 t System Clock Frequency SCLK 1 t Memory Clock ...

Page 9

A C Characteristics for 8 16-Bit Multiplexed Intel Modes (Modes 0 1) Conditions Symbol Parameter t WR High to Output Data Valid WHDV on Port CLKOUT Period COPO ...

Page 10

A C Characteristics for 8 16-Bit Multiplexed Intel Modes (Modes 0 1) Ready Output Timing for a Write Cycle if No Previous Write is Pending Ready Output Timing for a Write Cycle if a Previous Write Cycle is Active ...

Page 11

A C Characteristics for 8-Bit Multiplexed Non-Intel Mode (Mode 2) Conditions Symbol Parameter 1 t Oscillator Frequency XTAL 1 t System Clock Frequency SCLK 1 t Memory Clock Frequency MCLK t ...

Page 12

A C Characteristics for 8-Bit Multiplexed Non-Intel Mode (Mode 2) 12 272250 –7 ...

Page 13

A C Characteristics for 8-Bit Non-Multiplexed Asynchronous (Mode 3) Conditions Symbol Parameter 1 t Oscillator Frequency XTAL 1 t System Clock Frequency SCLK 1 t Memory Clock Frequency MCLK t Address ...

Page 14

A C Characteristics for 8-Bit Non-Multiplexed Asynchronous Mode (Mode 3) Timing of the Asynchronous Mode A C Characteristics for 8-Bit Non-Multiplexed Asynchronous Mode (Mode 3) Timing of the Asynchronous Mode 14 (Read Cycle) (Write Cycle) 272250 –10 272250 –11 ...

Page 15

A C Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3) Conditions Symbol Parameter 1 t Oscillator Frequency XTAL 1 t System Clock Frequency SCLK 1 t Memory Clock Frequency MCLK t ...

Page 16

A C Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3) Timing of the Synchronous Mode A C Characteristics for 8-Bit Non-Multiplexed Synchronous Mode (Mode 3) Timing of the Synchronous Mode 16 (Read Cycle) (Write Cycle) 272250 –8 272250 –9 ...

Page 17

A C Characteristics for Serial Interface Mode Conditions Symbol Parameter SCLK SPI Clock t 1 SCLK CYC t Minimum Clock High Time SKHI t Minimum Clock Low Time SKLO t ENABLE ...

Page 18

A C Characteristics for Serial Interface Mode A C TESTING INPUT Input Output Waveforms NOTE AC Inputs during testing are driven Logic ‘‘1’’ and 0 1V for a Logic ‘‘0’’ Timing measure- ments are made at ...

Page 19

Removed XTAL1 and XTAL2 from the excep- tions for V spec XTAL1 V is now specified min 0 5V max 0 8V XTAL2 is an output Removed XTAL1 and XTAL2 from the ...

Page 20

Page 7 t decreased from CLLL 16 Page 3 RESET description addition Warm reset (V remains valid while RESET CC is asserted) RESET must be driven to a valid low level for 1 ...

Page 21

The following differences exist between the -001 version and the -002 revision 1 The RAM block in Figure 1 82527 Block Dia- gram was previously called DPRAM 2 The INT (V 2) pin in Figure 2 44-Pin PLCC CC Package ...

Page 22

The timing diagrams for 8-Bit 16-Bit Multiplexed Intel Modes (Modes 0 1) have been changed to show ALE rising before CS falls 15 The following A C Characteristics for 8-Bit Mul- tiplexed Non-Intel Modes (Modes 2) have been ...

Related keywords