PEF3452 Infineon Technologies AG, PEF3452 Datasheet
PEF3452
Available stocks
Related parts for PEF3452
PEF3452 Summary of contents
Page 1
ata ™ ...
Page 2
... Edition 2001-12-05 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81669 München, Germany © Infineon Technologies AG 2001. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein ...
Page 3
ata ™ ...
Page 4
PEF 3452 PRELIMINARY Revision History: Previous Version: Page Subjects (major changes since last revision) 24 Chapter 4.1.4 27 Table 10 28 Figure 12 For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the ...
Page 5
Table of Contents 1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Table of Contents 4.4.1 Remote Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
List of Figures Figure 1 Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
List of Tables Table 1 Interface Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
PRELIMINARY Preface The PEF 3452 (TE3-LIU™ flexible line interface unit for a wide area of telecommunication and data communication applications. The device is addressed to fulfill all requirements to build a DS3, STS line interface. Organization ...
Page 10
PRELIMINARY Related Documentation This document refers to the following international standards (in alphabetical/numerical order): ACA TS016 (general requirements for Australia) CTR-24/TBR-24 (E3 requirements) ETS 300 166 (E3 transmit return loss) ITU-T G.703 (E3 pulse mask, B3ZS/HDB3 code, E3 receive return ...
Page 11
PRELIMINARY 1 Overview The TE3-LIU™ PEF 3452 Line Interface Unit is used to connect a DS3/STS framer device to an analog transmission line. The line interface fulfills the relevant standards for DS3 (44.736 Mbit/s), STS-1 (51.840 Mbit/s) and ...
Page 12
PRELIMINARY Line Interface Unit for DS3, STS1 and E3 TE3-LIU™ Version 1.3 1.1 Features • Generic analog interface for all DS3/STS-1/E3 applications • Single chip solution for receive and transmit direction • 3.3 V low power device • Integrated receive ...
Page 13
PRELIMINARY Hardware Interface Mode • DS3/STS • Line Coding (E3: HDB3 or AMI; DS3/STS-1: B3ZS or AMI) • Transmitter disable • Power down • Remote loop • Local loop • Single/dual rail operation • Receive clock edge selection ...
Page 14
PRELIMINARY 1.2 Logic Symbol RL1 RL2 XTAL1 XTAL2 XL1 XL2 Figure 1 Logic Symbol Preliminary Data Sheet PEF 3452 TM TE3-LIU HW + µP Access 4 PEF 3452 TE3-LIU V1.3 Overview RDOP RDON/BPV RCLK LOS XDIP XDIN XCLK F0229 2001-12-05 ...
Page 15
PRELIMINARY 1.3 Typical Applications Figure 2 to Figure 4 show typical applications using the TE3-LIU™. DS3 TE3_LIU analog Figure 2 T3/T1 Multiplexer Application DS3 analog Figure 3 Channelized T3 Link Layer Application DS3 analog Figure 4 Unchannelized T3 Link Layer ...
Page 16
PRELIMINARY ™ Note: TE3-MUX (PEB 3445 M13 MUltipleXer/demultiplexer with an integrated DS3 framer ™ QuadLIU (PEB 22504 4-channel Line Interface Unit for E1/T1/J1 ™ DSCC4 (PEB 20534 4-channel Serial Communication Controller ™ TE3-CHATT (PEB ...
Page 17
PRELIMINARY 2 Pin Descriptions 2.1 Pin Diagram TRS TDI TMS VDDXP XTAL2 XTAL1 VSSXP TCK TDO JATT VDDX Figure 5 Pin Configuration Preliminary Data Sheet P-MQFP-44-2 (top view PEF 3452 TM TE3-LIU 40 ...
Page 18
PRELIMINARY 2.2 Pin Definitions and Functions Table 1 Interface Pin Functions Pin No. Symbol 9 RL1 10 RL2 25 RDOP 24 RDON BPV 26 RCLK Preliminary Data Sheet Input (I) Function Output (O) Supply (S) Receive Direction I (analog) Line ...
Page 19
PRELIMINARY Table 1 Interface Pin Functions (cont’d) Pin No. Symbol 1 XL1 3 XL2 31 XDIP 32 XDIN 30 XCLK Preliminary Data Sheet Input (I) Function Output (O) Supply (S) Transmit Direction O (analog) Transmit Line 1 (transmit bipolar ring) ...
Page 20
PRELIMINARY Table 1 Interface Pin Functions (cont’d) Pin No. Symbol 29 REFCLK 39 XTAL1 38 XTAL2 Preliminary Data Sheet Input (I) Function Output (O) Supply (S) Global Clock Reference I Reference Clock REFCLK is the basic internal clock. It must ...
Page 21
PRELIMINARY Table 2 Control Pin Functions Pin No. Symbol 33 RES DS3/E3 4 DS3/STS-1 13 LCODE 16 XAIS Preliminary Data Sheet Input (I) Function Output (O) Supply (S) I Hardware Reset A low signal at this pin ...
Page 22
PRELIMINARY Table 2 Control Pin Functions (cont’d) Pin No. Symbol XLT 14 MON 15 BLE 12 DR/SR 6 RPE 7 XPE Preliminary Data Sheet Input (I) Function Output (O) Supply ( Remote ...
Page 23
PRELIMINARY Table 2 Control Pin Functions (cont’d) Pin No. Symbol 43 JATT 22 LOS 1) If RL=LL=1, the device is set into power down mode. Preliminary Data Sheet Input (I) Function Output (O) Supply ( Jitter Attenuation ...
Page 24
PRELIMINARY Table 3 Power Supply Pins Pin No. Symbol 11 V DDR 8 V SSR 44 V DDX 2 V SSX 18 V DDRP 17 V SSRP 37 V DDXP 40 V SSXP Preliminary ...
Page 25
PRELIMINARY 1) Table 4 Test Pins Pin No. Symbol 34 TRS 35 TDI 36 TMS 41 TCK 42 TDO 1) These pins are used for factory test only; boundary scan mode is not provided. Note input or input/output ...
Page 26
PRELIMINARY 3 Functional Description 3.1 Functional Overview The TE3-LIU™ device contains analog and digital functional blocks, which are configured and controlled by direct hardware or microprocessor control. The main interfaces are • Receive Line Interface • Transmit Line Interface • ...
Page 27
Autom. Gain Control RL1 20 dB Noise Var. Gain Gain Filter Amplifier RL2 Stage MON Local LL Loop Transmit XL1 Line Driver Shaper XL2 & LBO XLT Hardware/µP Interface Level ALOS Detection Detection LOS, BLE Clock & Equalizer Data Recovery ...
Page 28
PRELIMINARY 3.3 Functional Blocks 3.3.1 Hardware Control Unit All hardware control signals except DS3/E3, DS3/STS-1 and JATT are gated by CS. All other control signals are gated allow an easy connection to a microprocessor (µP) data bus. ...
Page 29
PRELIMINARY Table 5 Hardware Control Functions (cont’d) Device Function Select remote loop Select local loop Select power down mode Blanking enable Line monitoring mode Transmitter inactive mode Jitter attenuation enable selected while reset is active (RST = ...
Page 30
PRELIMINARY Table 6 Hardware Indication Signals Device Function Indicate LOS (loss of signal) Indicate BPV (bipolar violation) Preliminary Data Sheet Functional Description Indication Signal LOS 0 = normal signal 1 = loss of signal BPV violation 1 ...
Page 31
PRELIMINARY 4 Interface Description 4.1 Receiver 4.1.1 Standard Receiver Application 75 Figure 7 Receiver Configuration Table 7 External Component Values for Receiver Parameter [nF ...
Page 32
PRELIMINARY 4.1.2 Line Monitoring Application DSX cross connect point 75 R3 Figure 8 DS3 Line Monitoring Table 8 External Component Values for DS Line Monitoring Parameter ...
Page 33
PRELIMINARY 4.1.3 Receive Line Interface The receive line interface consists of a pre-amplifier, a noise and crosstalk filter, a variable gain amplifier and an equalizer followed by the clock and data recovery. The noise and crosstalk filter reduces distortions within ...
Page 34
PRELIMINARY 4.1.4 Receive Clock and Data Recovery The receive clock and data recovery extracts the route clock RCLK from the digital data stream and converts the data stream into a dual rail bit stream. The clock and data recovery needs ...
Page 35
PRELIMINARY 4.1.5.3 HDB3 Code In the HDB3 line code each block of four consecutive zeros is replaced by either of two replacements codes which are B00V and 000V, where B represents a pulse which applies to the bipolar rule ("+1" ...
Page 36
PRELIMINARY 4.1.6.3 E3 LOS Definition Analog LOS is detected, if the signal level on pins RL1/2 drops below a fixed level ("B") for a certain period. Loss of signal level "B" is defined to be between 15 and 35 dB ...
Page 37
PRELIMINARY 4.1.7 Jitter Tolerance The TE3-LIU™ receiver’s tolerance to input jitter complies to and exceeds the relevant international standards. Especially the requirements of Telcordia GR-499-CORE (DS3), ITU-T G.824 (DS3), GR-253-CORE (STS-1) and ITU-T G.823 (E3) are fulfilled and exceeded. Figure ...
Page 38
PRELIMINARY 100 10 1 fail area 0,1 0,01 0,10 1,00 GR-499-CORE Cat. 1 Figure 12 Jitter Tolerance GR-499-CORE Jitter Tolerance Requirements (DS3) The input jitter tolerance is defined as the minimum amplitude of sinusodial jitter at a given frequency that ...
Page 39
PRELIMINARY 4.2 Transmitter The serial bit stream is then processed by the transmitter which has the following functions: • generation of AMI, B3ZS (DS3/STS-1) or HDB3 (E3) coded signals • all-ones generation (alarm indication signal) 4.2.1 Transmit Line Interface The ...
Page 40
PRELIMINARY requirements according to ANSI T1.102 (at cross connect point 450 ft.) are fulfilled. Note: An additional capacitor on the primary or secondary side of the transformer may be required in some applications to improve the pulse mask, ...
Page 41
PRELIMINARY 4.2.3 Jitter Attenuation Jitter is reduced in transmit direction, if the jitter attenuator is activated (JATT = 1). The JATT control signal enables/disables the jitter attenuation PLL and activates/bypasses the buffer. The jitter attenuator consists of a buffer and ...
Page 42
PRELIMINARY 0 Figure 15 Jitter Attenuation Characteristic 4.2.4 Intrinsic Jitter The TE3-LIU™ transmit PLL generates an output jitter which fulfills the requirements as specified in Table 14 below. Table 14 Transmit ...
Page 43
PRELIMINARY 4.2.5 Pulse Shaper The internal pulse shaper generates the required pulse shapes for E3, DS3 and STS-1 signals according to ANSI T1.102, T1.404, Telcordia GR-499-CORE and ITU-T G.703). The specific pulse mask is fulfilled at the crossconnect point at ...
Page 44
PRELIMINARY Although HDB3 coding is normally used with single rail NRZ data, the transmit line encoder accepts either dual rail or single rail data. Bipolar violations in an incoming dual rail data stream are converted to valid data pulses. 4.2.7 ...
Page 45
PRELIMINARY 4.4 Maintenance Functions 4.4.1 Remote Loop In the remote loopback mode the clock and data recovered from the line inputs RL1/2 are routed back to the line outputs XL1/ normal mode they are also processed by the ...
Page 46
PRELIMINARY 4.4.2 Local Loop The local loopback mode disconnects the receive lines RL1/2 from the receiver. Instead of the signals coming from the line data provided by system interface is routed through the analog receiver back to the framer interface. ...
Page 47
PRELIMINARY 5 Operational Description 5.1 Operational Overview The TE3-LIU™ can be operated in three principle modes, which are either E3, DS3 or STS-1 mode. This basic operation mode selection has to be stable before the reset signal goes inactive. The ...
Page 48
PRELIMINARY 6 Electrical Characteristics 6.1 Absolute Maximum Ratings Table 15 Maximum Ratings Parameter Ambient temperature under bias Storage temperature IC supply voltage (digital) IC supply voltage receive (analog) IC supply voltage transmit (analog) Voltage on any output pin with respect ...
Page 49
PRELIMINARY 6.2 Operating Range Table 16 Power Supply Range Parameter Ambient temperature Supply voltage Digital input voltages Ground Note: In the operating range, the functions given in the circuit description are fulfilled. All V pins have to be connected to ...
Page 50
PRELIMINARY 6.3 DC Characteristics Table 17 DC Parameters Parameter Input low voltage Input high voltage Output low voltage Output high voltage Average power supply current Input leakage current Input leakage current Input pullup current Input pulldown current Transmitter leakage current ...
Page 51
PRELIMINARY Table 17 DC Parameters (cont’d) Parameter (cont’d) Receiver sensitivity Analog loss of Signal threshold E3 1) applies to all output pins except analog pins XL1/XL2 2) Input leakage currents of pins containing internal pullup devices are measured in a ...
Page 52
PRELIMINARY 6.4 AC Characteristics 6.4.1 Reset RES DS3/E3 DS3/STS-1 JATT (PLLs tuned) Figure 18 Reset Timing Table 18 Reset Timing Parameter Values No. Parameter 1 RES pulse width low 2 DS3/E3, DS3/STS-1, JATT to RES setup time 3 PLL startup ...
Page 53
PRELIMINARY 6.4.2 Reference Clock REFCLK Figure 19 Reference Clock Timing Table 19 REFCLK Timing Parameter Values No. Parameter 1 REFCLK period E3 REFCLK period DS3 REFCLK period STS-1 2 REFCLK high 3 REFCLK low 4 REFCLK rise time 5 REFCLK ...
Page 54
PRELIMINARY 6.4.3 Jitter Attenuator Reference Clock XTAL1 Figure 20 XTAL Clock Timing • Table 20 XTAL Timing Parameter Values No. Parameter 1 XTAL1/2 period E3 XTAL1/2 period DS3 XTAL1/2 period STS-1 XTAL1 TM TE3-LIU XTAL2 Figure 21 Recommended Crystal Circuit ...
Page 55
PRELIMINARY +200 +150 +100 +50 [ppm] 0 -50 -100 -150 -200 Figure 22 Crystal Pulling Range Table 21 XTAL Crystal Parameter Values No. Parameter 1 Crystal nominal frequency DS3 Crystal nominal frequency STS-1 Crystal ...
Page 56
PRELIMINARY 6.4.4 Microprocessor Control CS Control Signal Figure 23 Chip Select Timing Table 22 Chip Select Timing Parameter Values No. Parameter 1 CS pulse width low 2 CS pulse width high 3 Control Signal Setup Time 4 Control Signal Hold ...
Page 57
PRELIMINARY 6.4.5 Transmit Input Timing XCLK (XPE=0) XCLK (XPE=1) XDIP, XDIN Figure 24 XCLK Input Timing Table 23 XCLK Timing Parameter Values No. Parameter 1 XCLK period E3 XCLK period DS3 XCLK period STS-1 2 XCLK high 3 XCLK low ...
Page 58
PRELIMINARY 6.4.6 Receive Output Timing RCLK (RPE=0) RCLK (RPE=1) RDOP, RDON Figure 25 RCLK Output Timing Table 24 RCLK Timing Parameter Values No. Parameter 1 RCLK period E3 RCLK period DS3 RCLK period STS-1 2 RCLK high 3 RCLK low ...
Page 59
PRELIMINARY 6.4.7 Pulse Templates 6.4.7.1 Pulse Template E3 V 1.0 0.5 0 Figure 26 E3 Pulse Shape at Transmitter Output Table 25 E3 Pulse Mask No. Parameter Nominal peak voltage of a mark (pulse) Peak voltage of a space (no ...
Page 60
PRELIMINARY 6.4.7.2 Pulse Template DS3 1.2 1.0 0.8 0.6 0.4 0.2 0 -0.2 -1.0 -0.5 Figure 27 DS3 Pulse Shape at the Cross Connect Point (450 ft.) Table 26 DS3 Pulse Mask (ANSI T1.404, GR-499-CORE) Absolute Voltage Level (100 % ...
Page 61
PRELIMINARY Table 27 DS3 Pulse Mask (ANSI T1.404) Time T -0.36 -0.36 T +0.36 T +0.36 Time T -0.68 -0.68 T +0.36 T +0.36 Table 28 DS3 Pulse Mask (GR-499-CORE) Time -0.85 T -0.36 -0.36 T +0.36 +0.36 T Time ...
Page 62
PRELIMINARY 6.4.7.3 Pulse Template STS-1 1.2 1.0 0.8 0.6 0.4 0.2 0 -0.2 -1.0 -0.5 Figure 28 STS-1 Pulse Shape at the Cross Connect Point (450 ft.) Table 29 STS-1 Pulse Mask min. - 2.7 dBm 1) bit sequence: (+1)0(-1)0(+1)0(-1)... ...
Page 63
PRELIMINARY Time -0.85 T -0.68 -0.68 T +0.26 +0.26 T Preliminary Data Sheet Upper Curve 0.5 1 +1.4 53 PEF 3452 TE3-LIU V1.3 Electrical Characteristics Equation +0. sin + ---------- - + 0.03 æ ö ...
Page 64
PRELIMINARY 6.5 Capacitances Table 31 Pin Capacitances Parameter 1) Input capacitance 1) Output capacitance 1) Output capacitance 1) not tested in production 6.6 Package Characteristics Figure 29 Thermal Behavior of Package Table 32 Package Characteristic Values Parameter 1) Thermal Resistance ...
Page 65
PRELIMINARY 6.7 Test Configuration AC Test Level V T Drive Levels Figure 30 Input/Output Waveforms for AC Testing Table 33 AC Test Conditions Parameter Load Capacitance 1 Load Capacitance 2 Load Capacitance 3 Input Voltage high ...
Page 66
PRELIMINARY 7 Package Outlines P-MQFP-44-2 (Plastic Metric Quad Flat Package) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”. SMD = Surface Mounted Device Preliminary Data Sheet 56 PEF 3452 TE3-LIU V1.3 ...
Page 67
PRELIMINARY 8 Appendix 8.1 Cable Characteristics Cable characteristics are defined in ANSI T1.102 as shown below Figure 31 DS3 Cable ...
Page 68
PRELIMINARY 8.2 Application Example The following picture shows a typical application circuit (excluding surge protection). DS3/STS-1/E3 Receive Line Interface DS3/STS-1/E3 Transmit Line Interface Figure 32 Application Circuit Preliminary Data Sheet Jitter Attenuation Reference C L XTAL1/2 VDDRP/VSSRP VDDR/VSSR RL1/2 Receive ...
Page 69
PRELIMINARY Index A AIS 11 Ambient temperature 38 AMI 24 ANSI 10, 57 Applications B3ZS 24 buffer 31 C Cable 57 Clock 8, 10 Clock and Data Recovery crystal 31 Edge Selection 12 ESD 38 ...
Page 70
PRELIMINARY W wander 27 X XCLK 47 XTAL 44 Preliminary Data Sheet 60 PEF 3452 TE3-LIU V1.3 2001-12-05 ...
Page 71
... Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction.” Dr. Ulrich Schumacher Published by Infineon Technologies AG ...