OP07 Analog Devices, OP07 Datasheet

no-image

OP07

Manufacturer Part Number
OP07
Description
Ultralow Offset Voltage Op Amp
Manufacturer
Analog Devices
Datasheet

Specifications of OP07

-3db Bandwidth
600kHz
Slew Rate
300mV/µs
Vos
30µV
Ib
1nA
# Opamps Per Pkg
1
Input Noise (nv/rthz)
9.6nV/rtHz
Vcc-vee
6V to 44V
Isy Per Amplifier
4mA
Packages
DIP,SOIC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
OP07
Manufacturer:
AD
Quantity:
8
Part Number:
OP07
Manufacturer:
AD
Quantity:
1 600
Part Number:
OP07
Manufacturer:
NSC
Quantity:
1 600
Part Number:
OP07
Manufacturer:
ST
0
Part Number:
OP07
Manufacturer:
PMI
Quantity:
20 000
Part Number:
OP07-198J
Manufacturer:
a
Quantity:
7
Part Number:
OP07-N02
Manufacturer:
a
Quantity:
2
Part Number:
OP07AJ/883
Manufacturer:
HAR
Quantity:
80
Part Number:
OP07AJ/883
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
OP07AZ
Manufacturer:
INTEL
Quantity:
125
Part Number:
OP07AZ
Manufacturer:
PMI
Quantity:
7
Part Number:
OP07AZ/883
Manufacturer:
AD
Quantity:
2 913
FEATURES
Low V
Low V
Ultrastable vs. time: 1.5 μV per month maximum
Low noise: 0.6 μV p-p maximum
Wide input voltage range: ±14 V typical
Wide supply voltage range: 3 V to 18 V
125°C temperature-tested dice
APPLICATIONS
Wireless base station control circuits
Optical network control circuits
Instrumentation
Sensors and controls
Precision filters
GENERAL DESCRIPTION
The OP07 has very low input offset voltage (75 μV maximum for
OP07E) that is obtained by trimming at the wafer stage. These
low offset voltages generally eliminate any need for external
nulling. The OP07 also features low input bias current (±4 nA for
the OP07E) and high open-loop gain (200 V/mV for the OP07E).
The low offset and high open-loop gain make the OP07
particularly useful for high gain instrumentation applications.
Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
Thermocouples
Resistor thermal detectors (RTDs)
Strain bridges
Shunt current measurements
OS
OS
: 75 μV maximum
drift: 1.3 μV/°C maximum
NONINVERTING
1
R2A AND R2B ARE ELECTRONICALLY ADJUSTED ON CHIP AT FACTORY FOR MINIMUM INPUT OFFSET VOLTAGE.
INVERTING
INPUT
INPUT
V+
3
7
2
R3
R4
Q5
Q21
Q22
V–
Q7
Q23
Q24
4
R2A
R1A
1
Q1
Q3
1
Q6
(OPTIONAL
NULL)
Q8
Figure 2. Simplified Schematic
8
Q4
Q2
R2B
R1B
1
Q27
Q26
Q25
R5
C1
C3
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The wide input voltage range of ±13 V minimum combined
with a high CMRR of 106 dB (OP07E) and high input
impedance provide high accuracy in the noninverting circuit
configuration. Excellent linearity and gain accuracy can be
maintained even at high closed-loop gains. Stability of offsets
and gain with time or variations in temperature is excellent. The
accuracy and stability of the OP07, even at high gain, combined
with the freedom from external nulling have made the OP07 an
industry standard for instrumentation applications.
The OP07 is available in two standard performance grades. The
OP07E is specified for operation over the 0°C to 70°C range,
and the OP07C is specified over the −40°C to +85°C
temperature range.
The OP07 is available in epoxy 8-lead PDIP and 8-lead narrow
SOIC packages. For CERDIP and TO-99 packages and standard
microcircuit drawing (SMD) versions, see the OP77.
Q9
Q11
Q13
C2
Q12
Q14
V
Ultralow Offset Voltage
OS
TRIM
Q10
Operational Amplifier
PIN CONFIGURATION
–IN
+IN
V–
1
2
3
4
NC = NO CONNECT
©2006 Analog Devices, Inc. All rights reserved.
Q17
OP07
Figure 1.
Q15
Q16
R6
8
7
6
5
Q18
R7
R8
V
V+
OUT
NC
OS
TRIM
Q19
Q20
R9
R10
www.analog.com
OUT
6
OP07

Related parts for OP07

OP07 Summary of contents

Page 1

... Shunt current measurements Precision filters GENERAL DESCRIPTION The OP07 has very low input offset voltage (75 μV maximum for OP07E) that is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current (±4 nA for the OP07E) and high open-loop gain (200 V/mV for the OP07E) ...

Page 2

... Changes to Figure 26 and Figure 30............................................. 11 Replaced Figure 28 ......................................................................... 11 Changes to Applications Information Section............................ 12 Updated Outline Dimensions ....................................................... 13 Changes to Ordering Guide .......................................................... 14 8/03—Rev Rev. C Changes to OP07E Electrical Specifications ................................. 2 Changes to OP07C Electrical Specifications................................. 3 Edits to Ordering Guide .................................................................. 5 Edits to Figure 6 ................................................................................ 9 Updated Outline Dimensions ....................................................... 11 Absolute Maximum Ratings ............................................................6 Thermal Resistance ...

Page 3

... SPECIFICATIONS OP07E ELECTRICAL CHARACTERISTICS V = ±15 V, unless otherwise noted. S Table 1. Parameter INPUT CHARACTERISTICS T = 25° Input Offset Voltage 2 Long-Term V Stability OS Input Offset Current Input Bias Current Input Noise Voltage Input Noise Voltage Density Input Noise Current Input Noise Current Density Input Resistance, Differential Mode ...

Page 4

... V during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is OS sample tested. 3 Sample tested. 4 Guaranteed by design. 5 Guaranteed but not tested. OP07C ELECTRICAL CHARACTERISTICS V = ±15 V, unless otherwise noted. S Table 2. Parameter INPUT CHARACTERISTICS T = 25°C A ...

Page 5

... VOL ± load ± load kΩ P vs. the time over extended periods after the first 30 days of operation. Excluding the OS Rev Page OP07 Min Typ Max Unit ±12.0 ±13.0 V ±11.5 ±12.8 V ±12.0 V ±12 ±12.6 V 0.1 0.3 V/μs 0.4 0.6 MHz 60 Ω ...

Page 6

... Differential Input Voltage Output Short-Circuit Duration Storage Temperature Range S and P Packages Operating Temperature Range OP07E OP07C Junction Temperature Lead Temperature, Soldering (60 sec) 1 For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage. ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection ...

Page 7

... S 0°C ≤ T ≤ 70°C A 1.0 0.8 0.6 0.4 OP07C 0.2 OP07E 0 100 1k 10k MATCHED OR UNMATCHED SOURCE RESISTANCE (Ω) Figure 7. Maximum Error vs. Source Resistance ≤ 1.0V ≤ 7nA (OP07C) DIFF ±15V 25° –10 –20 –30 –30 –20 – DIFFERENTIAL INPUT VALUE (V) Figure 8 ...

Page 8

... TEMPERATURE (°C) Figure 9. Input Bias Current vs. Temperature 2 ±15V S 2.0 1.5 1.0 OP07C 0.5 OP07E 0 –100 –75 –50 – TEMPERATURE (°C) Figure 10. Input Offset Current vs. Temperature REFERRED TO INPUT 5mV/CM AT OUTPUT TIME (1s/DIV) Figure 11. Low Frequency Noise 1000 100 ...

Page 9

... Figure 19. Maximum Output Swing vs. Frequency ±15V 25° 10M 100 Figure 20. Maximum Output Voltage vs. Load Resistance Rev Page ±15V 25°C A 100 1k 10k 100k 1M FREQUENCY (Hz ±15V 25°C A 10k 100k FREQUENCY (Hz) = ±15V = ±10mV = 25°C POSITIVE SWING NEGATIVE SWING 1k LOAD RESISTANCE TO GROUND (Ω) OP07 10M 1M 10k ...

Page 10

... Figure 24. Trimmed Offset Voltage vs. Temperature 16 12 0.3µV/MONTH 8 TREND LINE 0.2µV/MONTH 0.3µV/MONTH 4 TREND LINE TREND LINE 0 0.3µV/MONTH TREND LINE –4 –8 –12 – TIME (Months) Figure 25. Offset Voltage Drift vs. Time OP07C OP07E 75 100 0.2µV/MONTH TREND LINE 0.2µV/MONTH TREND LINE ...

Page 11

... FD333 D2 4 V– R2 V– 10kΩ Figure 29. Burn-In Circuit RF R1 SUM MODE BIAS 3kΩ 2 – 7 OP07C 2 – 10kΩ OP07C + 100kΩ V– V– – NOTES 1. PINOUT SHOWN FOR P PACKAGE Figure 30. High Speed, Low V Composite Amplifier OS R4 10kΩ R1 10kΩ ...

Page 12

... V A NOTES 1. PINOUT SHOWN FOR P PACKAGE Figure 33. Precision Absolute-Value Circuit APPLICATIONS INFORMATION The OP07 provides stable operation with load capacitance 500 pF and ±10 V swings; larger capacitances should be decoupled with a 50 Ω decoupling resistor Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can degrade drift ...

Page 13

... Figure 35. 8-Lead Plastic Dual-in-Line Package [PDIP] P-Suffix (N-8) Dimensions shown in inches and (millimeters) Rev Page 0.50 (0.0196) 45° 0.25 (0.0099) 1.27 (0.0500) 0.40 (0.0157) 0.325 (8.26) 0.310 (7.87) 0.300 (7.62) 0.195 (4.95) 0.130 (3.30) 0.115 (2.92) 0.014 (0.36) 0.010 (0.25) 0.008 (0.20) 0.430 (10.92) MAX OP07 ...

Page 14

... OP07CP −40°C to +85°C OP07CPZ 1 −40°C to +85°C OP07CS −40°C to +85°C OP07CS-REEL −40°C to +85°C OP07CS-REEL7 −40°C to +85°C OP07CSZ 1 −40°C to +85°C OP07CSZ-REEL 1 −40°C to +85°C OP07CSZ-REEL7 1 −40°C to +85° Pb-free part ...

Page 15

... NOTES Rev Page OP07 ...

Page 16

... OP07 NOTES ©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00316-0-7/06(D) Rev Page ...

Related keywords