MT9042BP Zarlink Semiconductor, MT9042BP Datasheet

no-image

MT9042BP

Manufacturer Part Number
MT9042BP
Description
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9042BP
Manufacturer:
MT
Quantity:
1 000
Part Number:
MT9042BP
Manufacturer:
PHILIPS
Quantity:
1 119
Part Number:
MT9042BP
Manufacturer:
MITEL
Quantity:
20 000
Features
Applications
Meets jitter requirements for: AT&T TR62411
Stratum 3, 4 and Stratum 4 Enhanced for DS1
interfaces; and for ETSI ETS 300 011, TBR 4,
TBR 12 and TBR 13 for E1 interfaces
Provides C1.5, C3, C2, C4, C8 and C16 output
clock signals
Provides 8kHz ST-BUS framing signals
Selectable 1.544MHz, 2.048MHz or 8kHz input
reference signals
Accepts reference inputs from two independent
sources
Provides bit error free reference switching -
meets phase slope and MTIE requirements
Operates in either Normal, Holdover and
Freerun modes
Synchronization and timing control for
multitrunk T1 and E1 systems
ST-BUS clock and frame pulse sources
Primary Trunk Rate Converters
OSCo
RSEL
LOS1
LOS2
OSCi
SEC
PRI
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
Reference
MS1
Master
Select
Clock
MUX
Reference
Control State Machine
Automatic/Manual
MS2
Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.
Selected
Correcto
r Enable
Refer-
ence
RST
TIE
Figure 1 - Functional Block Diagram
Corrector
Circuit
TRST
TIE
Zarlink Semiconductor Inc.
Select
State
Virtual
Refer-
ence
1
Description
The
contains a digital phase-locked loop (DPLL), which
provides timing and synchronization signals for
multitrunk T1 and E1 primary rate transmission links.
The MT9042C generates ST-BUS clock and framing
signals that are phase locked to either a 2.048MHz,
1.544MHz, or 8kHz input reference.
The MT9042C is compliant with AT&T TR62411
Stratum 3, 4 and 4 Enhanced, and ETSI ETS 300 011.
It will meet the jitter tolerance, jitter transfer, intrinsic
jitter, frequency accuracy, holdover accuracy, capture
range, phase slope and MTIE requirements for these
specifications.
GTo
Guard Time
Impairment
Monitor
Circuit
DPLL
Input
Multitrunk System Synchronizer
MT9042C
Select
State
GTi
MT9042CP
VDD
Feedback
Ordering Information
VSS
Multitrunk
-40°C to +85°C
FS1
Frequency
Interface
Output
Circuit
Select
MUX
28 Pin PLCC
FS2
System
MT9042C
Data Sheet
Synchronizer
November 2003
C1.5o
C3o
C2o
C4o
C8o
C16o
F0o
F8o
F16o

Related parts for MT9042BP

MT9042BP Summary of contents

Page 1

... LOS2 MS1 MS2 Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08 Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved. Multitrunk System Synchronizer MT9042CP Description The ...

Page 2

... C3o Clock 3.088MHz (CMOS Output). This output is used in T1 applications. MT9042C VDD 5 25 RSEL OSCo 6 24 MS1 OSCi 7 23 MS2 22 F16o LOS1 F0o LOS2 10 20 F8o GTo GTi 11 19 C1. Figure 2 - Pin Connections Description (see notes nominal Zarlink Semiconductor Inc. Data Sheet ...

Page 3

... See AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels for dynamic logic threshold values. 5. Unless otherwise stated, all unused inputs should be connected to logic high or logic low and all unused outputs should be left open circuit. MT9042C Description (see notes The logic level at this input is gated in by the rising 3 Zarlink Semiconductor Inc. Data Sheet ...

Page 4

... The State Machine then returns the device to Normal Mode. MT9042C FS1 Input Frequency 0 0 Reserved 1 8kHz 1 0 1.544MHz 1 2.048MHz Table 1 - Input Frequency Selection 4 Zarlink Semiconductor Inc. Data Sheet ...

Page 5

... ETS 300 011 and AT&T TR62411 are met. MT9042C TRST Resets Delay Control Control Signal Circuit Delay Value Compare Circuit TIE Corrector Feedback Enable Signal from from Frequency State Machine Select MUX Figure 3 - TIE Corrector Circuit 5 Zarlink Semiconductor Inc. Data Sheet Virtual Reference to DPLL ...

Page 6

... Input Impairment Monitor State Select from State Machine Figure 4 - DPLL Block Diagram C1.5o T1 Divider C3o 12MHz Tapped Delay Line C2o Tapped E1 Divider Delay C4o Line C8o 16MHz C16o F0o F8o F16o 6 Zarlink Semiconductor Inc. Data Sheet DPLL Reference to Output Interface Circuit Circuit ...

Page 7

... All state machine changes occur synchronously on the rising edge of F8o. See the Controls and Modes of Operation section for full details on Automatic Control and Manual Control. MT9042C To To TIE To DPLL Reference Corrector State Select MUX Enable Select Automatic/Manual Control State Machine Guard Time MS1 MS2 7 Zarlink Semiconductor Inc. Data Sheet To and From Circuit ...

Page 8

... MT9042C RSEL Input Reference 0 PRI 1 SEC 0 State Machine Control 1 Reserved Table 2 - Input Reference Selection MS1 Control Mode 0 MANUAL NORMAL 1 MANUAL HOLDOVER 0 MANUAL FREERUN 1 AUTO State Machine Control Table 3 - Operating Modes and States 8 Zarlink Semiconductor Inc. Data Sheet ...

Page 9

... Which is much greater than the ±0.05ppm of the MT9042C. The other factor affecting accuracy is large jitter on the reference input prior (30ms to 60ms) to the mode switch. For instance, jitter of 7.5UI at 700Hz may reduce the Holdover Mode accuracy from 0.05ppm to 0.10ppm. MT9042C 9 Zarlink Semiconductor Inc. Data Sheet ...

Page 10

... Refer to Manual Control State Diagram for state changes to and from Auto-Holdover State MT9042C Normal Normal Freerun (PRI) (SEC MTIE MTIE S2 S2 MTIE / S1H / S2H S2H - S0 Table 4 - Manual Control State Table 10 Zarlink Semiconductor Inc. Data Sheet State Holdover Holdover (PRI) (SEC) S2 S1H S2H S1 S1 MTIE S1 MTIE S1 MTIE - S2 MTIE S2 MTIE / - / / - ...

Page 11

... Phase Continuity Maintained (with TIE Corrector Circuit) Figure 7 - Manual Control State Diagram Normal Normal Freerun (PRI MTIE MTIE S1 S1H S2 S2 MTIE - S1H 11 Zarlink Semiconductor Inc. Data Sheet S2A S2 {A} Normal Secondary (001) (001) S2H (011) State Holdover Holdover (SEC) (PRI) (SEC) S2 S1H S2H ...

Page 12

... S1H Holdover Primary Secondary (11X) Phase Re-Alignment Phase Continuity Maintained (without TIE Corrector Circuit) Phase Continuity Maintained (with TIE Corrector Circuit) Figure 8 - Automatic Control State Diagram 12 Zarlink Semiconductor Inc. Data Sheet (01X) (01X) (01X) (01X) S2A S2 {A} Normal Secondary (11X) ...

Page 13

... For the MT9042C, the Freerun accuracy is equal to the Master Clock (OSCi) accuracy. MT9042C   – A ------   20 ×10 = InputT1   – 18 -------- -   20 × 2.5UI 1UIT1 × --------------------- - = OutputT1 ( ) 1UIE1 ( ) 644ns × ( ------------------- = OutputT1 = 3.3UI 488ns 13 Zarlink Semiconductor Inc. Data Sheet ) ...

Page 14

... This is the time it takes the synchronizer to phase lock to the input signal. Phase lock occurs when the input signal and output signal are not changing in phase with respect to each other (not including jitter). MT9042C TIEmax TIEmin – 14 Zarlink Semiconductor Inc. Data Sheet ...

Page 15

... For example, if the master timing source is ±100ppm, then the capture range will be ±130ppm. Clock Oscillator - when selecting a Clock Oscillator, numerous parameters must be considered. This includes absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle. See AC Electrical Characteristics. MT9042C 15 Zarlink Semiconductor Inc. Data Sheet ...

Page 16

... MT9042C MT9042C +5V OSCi +5V 20MHz OUT GND OSCo No Connection Figure 9 - Clock Oscillator Circuit MT9042C OSCi 20MHz 1MΩ 56pF 39pF OSCo 100Ω Figure 10 - Crystal Oscillator Circuit 16 Zarlink Semiconductor Inc. Data Sheet 0.1uF 3-50pF 1uH ...

Page 17

... C 10uF GTi R P 1kΩ Figure 11 - Symmetrical Guard Time Circuit  ×  -------------------------------- guard time = RC ln  SIH – ≈ × guard RC 0.6 time example ≈ × × guard time 150k 10u 0 Zarlink Semiconductor Inc. Data Sheet    0.9s ...

Page 18

... Figure 13 shows a typical timing example of an unsymmetrical Guard Time Circuit with the MT9042C in Automatic Control. MT9042C GOOD GOOD BAD PRI PRI PRI NORMAL HOLDOVER MT9042C GTo R C 150kΩ 1kΩ GTi R P 1kΩ 18 Zarlink Semiconductor Inc. Data Sheet GOOD BAD SEC PRI NORMAL NORMAL + C 10uF ...

Page 19

... MT9042C from Normal Mode to Holdover Mode • 200ns is the maximum phase continuity of the MT9042C from Holdover Mode to Normal Mode (with or without TIE Corrector Circuit) MT9042C × Phase hold = 0.05ppm 2s = 100ns Phase state = 50ns + 200ns = 250ns × Phase 250ns + 100ns = 19 Zarlink Semiconductor Inc. Data Sheet 3.5us ...

Page 20

... MT9042C MT9042C F0o PRI C4o SEC C2o LOS1 LOS2 + 5V FS1 MS1 FS2 MS2 GTo RSEL GTi TRST 1kΩ OSCi RST + 5V 10kΩ 10nF 20 Zarlink Semiconductor Inc. Data Sheet + 5V 150kΩ 1kΩ 1kΩ + 10uF CLOCK Out ± 20MHz 32ppm is for protection P ...

Page 21

... Figure 16 - Dual E1 Reference Sources with MT9042C in 8kHz Manual Control MT9042C +5V R 10kΩ RST R P 1kΩ C 10nF PRI SEC LOS1 LOS2 MS1 MS2 RSEL TRST RST CONTROLLER 21 Zarlink Semiconductor Inc. Data Sheet MT9042C F0o C4o C1. FS1 FS2 GTi CLOCK OSCi Out ± 20MHz 32ppm ...

Page 22

... For complete Manual Control state machine details, refer to Table 4 for the State Table, and Figure 7 for the State Diagram. MT9042C C1 0.1uF 18 15 MT9042C 0.1uF Figure 17 - Power Supply Decoupling 22 Zarlink Semiconductor Inc. Data Sheet ...

Page 23

... V 0 0.7V CIH DD V 0.3V CIL DD V 2.3 SIH V 0.8 SIL V 0.4 HYS I - Zarlink Semiconductor Inc. Data Sheet Min Max Units -0.3 7.0 V -0 °C -55 125 900 mW ) unless otherwise stated SS Min Max Units 4.5 5.5 V -40 85 °C ) unless otherwise stated ...

Page 24

... Sym Schmitt Zarlink Semiconductor Inc. Data Sheet Max Units Conditions/Notes† +0 ppm 5-8 +32 ppm 5-8 +100 ppm 5-8 ppm 1,2,4,6-8,40 ppm 1,2,4,6-8,40 ppm 1,2,4,6-8,40 +230 ppm 1-3,6-8 +198 ...

Page 25

... R15D t R2D t F0D t F16S t F16H t C15D t C3D t C2D t C4D t C8D t C16D t C15W t C3W t C2W t C4W t C8W t C16WL t F0WL t F8WH t F16WL t ORF Zarlink Semiconductor Inc. Data Sheet IRF, ORF Min Max Units 100 - 337 363 ns 222 238 ns 110 134 -51 -37 ns -51 - -13 ...

Page 26

... F0o F16o t C16WL C16o t C8W C8o t C4W C4o C2o C3o C1.5o MT9042C R15D R2D F0WL t F16S t C8W t C4W t C2W t t C3W C3W t C15W Figure 20 - Output Timing 1 26 Zarlink Semiconductor Inc. Data Sheet t R8D F8WH F0D F16WL F16H t C16D C8D C4D C2D ...

Page 27

... Sym Min Max 0.015 0.010 0.010 0.005 Sym Min Max 0.015 0.010 0.010 0.005 27 Zarlink Semiconductor Inc. Data Sheet Units Conditions/Notes† UIpp 1-14,21-24,28 UIpp 1-14,21-24,28 UIpp 1-14,21-24,28 UIpp 1-14,21-24,29 UIpp 1-14,21-24,30 UIpp 1-14,21-24,31 UIpp ...

Page 28

... Jitter attenuation for 100kHz@0.3UIpp input † See "Notes" following AC Electrical Characteristics tables. MT9042C Sym Min Max Units Sym Min Max Units Zarlink Semiconductor Inc. Data Sheet Conditions/Notes† 1-3,6,9-14,21-22,24,28,35 1-3,6,9-14,21-22,24,28,35 1-3,6,9-14,21-22,24,28,35 1-3,6,9-14,21-22,24,28,35 1-3,6,9-14,21-22,24,28,35 1-3,6,9-14,21-22,24,28,35 Conditions/Notes† 1-3,7,9-14,21-22,24,29,35 1-3,7,9-14,21-22,24,29,35 1-3,7,9-14,21-22,24,29,35 1-3,7,9-14,21-22,24,29,35 1-3,7,9-14,21-22,24,29,35 1-3,7,9-14,21-22,24,29,35 1-3,7,9-14,21-22,24,29,35 ...

Page 29

... Units 0.80 UIpp 0.70 UIpp 0.60 UIpp 0.20 UIpp 0.15 UIpp 0.08 UIpp 0.02 UIpp 0.01 UIpp 29 Zarlink Semiconductor Inc. Data Sheet Conditions/Notes† 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 1-3,8,9-14,21-22,24,30,35 1-3,8,9-14,21-22,24,30,36 Conditions/Notes† 1-3,6,9-14,21-22,24-26,28 ...

Page 30

... Max Units 150 UIpp 140 UIpp 130 UIpp 50 UIpp 40 UIpp 20 UIpp 5 UIpp 1 UIpp 1 UIpp 30 Zarlink Semiconductor Inc. Data Sheet Conditions/Notes† 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 1-3,7,9-14,21-22,24-26,29 Conditions/Notes† 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 1-3,8,9-14,21-22,24-26,30 ...

Page 31

... After a RST or TRST. 39. Master clock duty cycle 40% to 60%. 40. Prior to Holdover Mode, device was in Normal Mode and phase locked. MT9042C Sym Min Max -0 +0 -32 +32 -100 +100 Zarlink Semiconductor Inc. Data Sheet Units Conditions/Notes† ppm 15,18 ppm 16,19 ppm 17, ...

Page 32

... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...

Related keywords