ALC655 REALTEK, ALC655 Datasheet

no-image

ALC655

Manufacturer Part Number
ALC655
Description
Manufacturer
REALTEK
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ALC655
Manufacturer:
ST
0
Part Number:
ALC655
Manufacturer:
REALTEK
Quantity:
143
Part Number:
ALC655
Manufacturer:
REALTEK
Quantity:
666
Price:
0.72 USD
Part Number:
ALC655D
Manufacturer:
REALTEK
Quantity:
9 864
ALC655
ALC655-LF
SIX-CHANNEL AC’97 2.3 AUDIO CODEC
DATASHEET
Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com.tw
Track ID: JATR-1076-21
16 March 2006
Rev. 1.3

Related parts for ALC655

ALC655 Summary of contents

Page 1

... ALC655 ALC655-LF SIX-CHANNEL AC’97 2.3 AUDIO CODEC DATASHEET Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com.tw Rev. 1.3 16 March 2006 Track ID: JATR-1076-21 ...

Page 2

... This document is confidential and should not be provided to a third-party without the permission of Realtek Semiconductor Corporation. USING THIS DOCUMENT This document is intended for the hardware and software engineer’s general information on the Realtek ALC655 Audio CODEC chip. Though every effort has been made to assure that this document is current and accurate, more information may have become available subsequent to the production of this guide ...

Page 3

... Analog Performance Characteristics .......................... 28 9. Design Suggestions........................................................ 30 9.1 Clocking .................................................................. 30 9.2 AC-Link................................................................... 30 9.3 Reset ........................................................................ 31 9.4 CD Input .................................................................. 31 9.5 Odd Addressed Register Access .............................. 31 9.6 Power-Down Mode.................................................. 31 9.7 Test Mode ................................................................ 31 9.7.1 ATE In Circuit Test Mode ............................... 31 9.7.2 Vendor Specific Test Mode ............................. 31 9.8 POWER OFF CD Function ..................................... 32 10. Application Circuits ................................................... 33 11. Mechanical Dimensions.............................................. 37 12. Ordering Information ................................................ 38 ii ALC655 Datasheet Rev 1.3 ...

Page 4

... PCs. The digital interface circuitry of the ALC655 CODEC operates from a 3.3V power supply for use in notebook and PC applications. The ALC655 integrates 50mW/20ohm headset audio amplifiers at Front-Out and Surr-Out, built-in 14 ...

Page 5

... Block Diagram Six-Channel AC’97 2.3 Audio Codec 3 ALC655 Datasheet Rev 1.3 ...

Page 6

... Six-Channel AC’97 2.3 Audio Codec ALC655 LLLLLLL TXXXV Figure 1. Pin Assignments 4 ALC655 Datasheet 2 LINE-IN-R 4 LINE-IN-L 23 MIC2 22 MIC1 21 CD-R 20 CD-GND 19 CD-L 18 JD1/GPIO1 17 JD2 16 AUX-R ...

Page 7

... Analog input (1Vrms) for front panel MIC input Analog input (1Vrms) for front panel MIC input Analog output (1Vrms) Analog output (1Vrms) Analog output (1Vrms) Analog output (1Vrms) Analog output (1Vrms) Analog output (1Vrms) Analog output (1Vrms) 5 ALC655 Datasheet Characteristic Definition TOTAL: 13 Pins Characteristic Definition TOTAL: 20 Pins Rev 1.3 ...

Page 8

... Analog output. +4.7uf and 0.1uf cap to AVSS Analog output (2.5V/4.0V) 1nf cap to AVSS 1nf cap to AVSS 1uf cap to AVSS Description See section 7.1.1 Absolute Maximum Ratings, page 23 for details. See section 7.1.1 Absolute Maximum Ratings, page 23 for details. 6 ALC655 Datasheet Characteristic Definition TOTAL: 7 Pins Characteristic Definition TOTAL: 8 Pins Rev 1.3 ...

Page 9

... LD1 LD0 ALC655 Datasheet DEFAULT MR4 MR3 MR2 MR1 MR0 X X MM4 MM3 MM2 MM1 MM0 F1 F0 PB3 PB2 PB1 PB0 X X ...

Page 10

... Bit Type 15 R/W Mute Control 0: Normal 14:5 - Reserved 4:0 R/W Mono Master Volume (MM[4:0]) in 1.5 dB steps For MM, 00h 1Fh Six-Channel AC’97 2.3 Audio Codec Function Function 1: Mute (-∞ dB) Function 1: Mute (-∞ dB attenuation 46.5 dB attenuation 8 ALC655 Datasheet Rev 1.3 ...

Page 11

... The purpose of this register is to allow the PC Beep signals to pass through the ALC655, eliminating the need for an external system speaker/buzzer. The PC BEEP pin is directly routed (internally hardwired) to the Front-Out. If the PC speaker/buzzer is eliminated recommended to connect the external speakers at all times so the POST codes can be heard during reset ...

Page 12

... AUX Left Volume (AL[4:0]) in 1.5 dB steps 7:5 - Reserved 4:0 R/W AUX Right Volume (AR[4:0]) in 1.5 dB steps For AL/AR, 00h +12 dB Gain 08h 0dB gain 1Fh -34.5dB Gain Six-Channel AC’97 2.3 Audio Codec Function 1: Mute (-∞ dB) Function 1: Mute (-∞ dB) +12 dB Gain 0dB gain -34.5dB Gain Function 1: Mute (-∞ dB) 10 ALC655 Datasheet Rev 1.3 ...

Page 13

... Type 15 R/W Mute Control 0: Normal 14:12 - Reserved 11:8 R/W Left Record Gain Select (LRG[3:0]) in 1.5 dB steps 7:4 - Reserved 3:0 R/W Right Record Gain Select (RRG[3:0]) in 1.5 dB steps For LRG/RRG, Six-Channel AC’97 2.3 Audio Codec Function 1: Mute (-∞ dB) Function Function 1: Mute (-∞ dB) 0Fh +22.5dB 00h 0 dB (No Gain) 11 ALC655 Datasheet Rev 1.3 ...

Page 14

... This register is used to select a descriptor of 16 word pages between registers MX60 to MX6F. Value used to select vendor specific space to maintain compatibility with AC’97 2.2 vendor specific register. Once PG[3:0] is not 0000b and 0001b, ALC655 will return zero data for ACLINK mixer read command. ...

Page 15

... Power down Mixer (Vref still on) 1: Power down PCM DAC (front DAC) 1: Power down PCM ADC and input MUX 0: Not yet 0: Not yet Vref Blank: Don’t care High: output high 13 ALC655 Datasheet ACLINK Int CLK EAPD PD PD High Rev 1.3 ...

Page 16

... Type 15:14 R ID[1:0]. Always read as 0 13:12 - Reserved, Read as 0 11:10 R REV [1:0]=10 to indicate that the ALC655 is AC’97 rev2.3 compliant 9 R AMAP, Read LDAC, Read as 1 (LFE DAC is supported, according to AC’97 rev2. SDAC, Read as 1 (Surround DAC is supported, according to AC’97 rev2.3) ...

Page 17

... MX30 PCM LFE Output Sample Rate Default: BB80H Bit Type 15:0 R Read as BB80h. (ALC655 supports 48KHz sample rate.) 6.1.21 MX32 PCM Input Sample Rate Default: BB80H Bit Type 15:0 R Read as BB80h. (ALC655 supports 48KHz sample rate.) 6.1.22 MX36 LFE/Center Master Volume Default: 8080H Bit Type 15 R/W LFE Mute Control 0: Normal 14:13 - Reserved 12:8 R/W LFE Master Volume (LFE[4:0 ...

Page 18

... The V bit (valid flag) in sub-frame depends on whether or not the S/PDIF data is under-run 1: The V bit in sub-frame is always send indicate the invalid data is not suitable for receiver 14 R DRS (Double Rate S/PDIF) The ALC655 does not support double rate S/PDIF, this bit is always 0. 13:12 R/W SPSR [1:0] (S/PDIF Sample Rate) 10: Sample rate set to 48KHz. Fs[0:3]=0100 (default) ...

Page 19

... Function 1: Locked PRE0 PRE1 PRE2 CC2 CC3 CC4 CC5 Sn2 Sn3 Cn0 Cn1 Fs2 Fs3 Ca0 Ca1 17 ALC655 Datasheet 6 7 Mode0 Mode1 14 15 CC6 LEVEL 22 23 Cn2 Cn3 Rev 1.3 ...

Page 20

... R/W Center DAC Volume (CD[4:0]) in 1.5 dB steps For LD/CD, 00h +12 dB gain 08h 1Fh The default value is 0808H (unmuted). 6.2.5 MX6A Data Flow Control Default: 0000h This register is used to control various parts of the ALC655 multi-channel functions. Bit Type 15 RW SPDIF Input Enable 0: Disable (Default) 14 R/W SPDIF-In Monitoring Control 0: Disable, SPDIFI data is not added into PCM data to DAC ...

Page 21

... MIC1 In 6h: MIC2 In 7h: LINE In Others: Not supported 0 R/W Tip or Ring Selection, T/R This bit sets which jack conductor the sense value is measured from combined with FC[3:0]. 0: Tip (Left channel) 1: Ring (Right channel) Six-Channel AC’97 2.3 Audio Codec Function Function Function Function 19 ALC655 Datasheet Rev 1.3 ...

Page 22

... Set GPIO1(JD1) as input pin. 1: Set GPIO1(JD1) as output pin. 8 R/W GPIO0 Primitiveness Control 0: Set GPIO0(JD0) as input pin. 1: Set GPIO0(JD0) as output pin. Six-Channel AC’97 2.3 Audio Codec Function Function 13h: Mono Microphone 15h: Stereo Line-In Function 1: Enable. 1: Enable. 1: Enable. 20 ALC655 Datasheet 06h: Earphone or passive speaker Rev 1.3 ...

Page 23

... When GPIO1/0 is used as input pin, its status will be also reflected in bit2/1 of SDIN’s slot-12. Once GPIO1/0 is used as output pin, the bit2/1 of SDATA_IN’s slot-12 is always 0. The GPIOx is internally pulled high by a weak resistor (Weak resistor of approximately 50K~100K ohm). Six-Channel AC’97 2.3 Audio Codec Function 21 ALC655 Datasheet Rev 1.3 ...

Page 24

... The two registers (MX7C Vendor ID1 and MX7E Vendor ID2) contain four 8-bit ID codes. The first three codes have been assigned by Microsoft for Plug and Play definitions. The fourth code is a Realtek assigned code identifying the ALC655. The MX7C Vendor ID1 register contains the value 414Ch, which is the first and second characters of the Microsoft ID code. The MX7C Vendor ID2 register contains the value 4760h, which is the third of the Microsoft ID code ...

Page 25

... AVDD** 3 Susceptibility Voltage Symbol Minimum V -0. 0.4DVdd IH V 0.4DVdd IH V 0.4DVdd IH V 0.9DVdd - 30k Minimum 0 28.8 0 28.8 23 ALC655 Datasheet Typical Maximum 3.3 3.6 5.0 5.5 - +70 +125 4500V Typical Maximum - Dvdd+0.30 0.7 0.35Dvdd 1.0 0.35Dvdd 1.2 0.35Dvdd 1.7 - 2 0.1DVdd - 50k 100k Typical Maximum - 19.2 -76.0 +- 0.20 - 19.2 -78.5 +- 0.20 Units ...

Page 26

... Six-Channel AC’97 2.3 Audio Codec Symbol Minimum V 3 Symbol Minimum T 1.0 rst_low T 162.8 rst2clk Cold Reset Timing Diagram Symbol Minimum T 1.0 sync_high T 162.8 sync2clk Warm Reset Timing Diagram 24 ALC655 Datasheet Typical Maximum 3.3 0 0.5 Typical Maximum - - - - Typical Maximum - - - - Units V V Units µs ns Units µs ns Rev 1.3 ...

Page 27

... T 36 clk_low - T - sync_period T - sync_high T - sync_low BIT_CLK and SYNC Timing Diagram Symbol Minimum Symbol Minimum t 10 setup t 10 hold Symbol Minimum - - Data Output and Input Timing Diagram 25 ALC655 Datasheet Typical Maximum 12.288 - 81 750 40.7 45 40.7 45 48.0 - 20.8 - 1.3 - 19.5 - Typical Maximum - 15 Typical Maximum - - - - Typical Maximum - ...

Page 28

... Trise - din Tfall - din Trise - dout Tfall - dout Signal Rise and Fall Timing Diagram Symbol Minimum T - s2_pdown AC-Link Low Power Mode Timing Diagram 26 ALC655 Datasheet Typical Maximum - Typical Maximum - 1.0 Units ...

Page 29

... ATE Test Mode Timing Diagram 1 CODEC 2 CODEC 55pF 62.5pF 47.5pF 55pF Minimum Typical (h) ( (r) ( (r) (l) ( (f) (l) ( (h) (l) (h) 27 ALC655 Datasheet Typical Maximum - - - 25.0 3 CODEC 4 CODEC 75pF 60pF 62.5pF Maximum Units 10 55 90% 10% Units ns ns 85pF % % Rev 1.3 ...

Page 30

... Input impedance (gain = 0dB, mixer = off) LINE-IN, CD-IN, AUX-IN, MIC1 / MIC2 PCBEEP, PHONE Six-Channel AC’97 2.3 Audio Codec 0 C, Dvdd=3.3V ±5%,Avdd=5.0V±5% =25 Minimum - - - - - - - - 10 D/A - A/D - D 19,200 28,800 - -34 ALC655 Datasheet Typical Maximum 1.6 - 1.0 - 1.6 - 0.16 - 1. 22,000 - 19,200 - 28,800 - ∞ - - 1 -46 ...

Page 31

... CEN/LFE-OUT MONO-OUT Amplifier Maximum Output Power @20Ω load Power Supply Current VA=5.0V VD=3.3V Power Down Current VA=5.0V VD=3.3V Vrefout/Vrefout2/Vrefout3 Vrefout Drive Current Six-Channel AC’97 2.3 Audio Codec Minimum Typical - 5 - 200 - 500 - - - 2. ALC655 Datasheet Maximum Units - Ω - Ω - Ω 1000 uA 700 uA 4 Rev 1.3 ...

Page 32

... When the ALC655 receives serial data from the AC97 controller, it samples SDATA_OUT on the falling edge of BIT_CLK. When the ALC655 sends serial data to the AC97 controller, it starts to drive SDATA_IN on the rising edge of BIT_CLK. The ALC655 will return any uninstalled bits or registers with 0 for read operations. The ALC655 also stuffs the unimplemented slot or bit with 0 in SDATA_IN. Note that AC-LINK is MSB-justified. Refer to the ‘ ...

Page 33

... Please refer to AC’97 rev2.2 section 9.2 for a detailed description of the test modes. 9.7.1 ATE In Circuit Test Mode SDATA_OUT is sampled high at the trailing edge of RESET#. In this mode, the ALC655 will drive BIT_CLK, SDATA_IN, EAPD and SPDIFO to high impedance. 9.7.2 Vendor Specific Test Mode The Vendor Specific Test mode is no longer supported. Six-Channel AC’ ...

Page 34

... The ‘POWER OFF CD’ function describes a state after the system has been shut down (digital power is off) and a +5V analog power is supplied, the ALC655 will turn on the CD-IN op and output amplifier possible to design a system which will save op-amp circuitry and pass CD output directly to the speaker. ...

Page 35

... AC97-SYNC 24.576MHz R9 R10 22 22 C45 C46 AC97-SDIN 22P 22P AC97-BCLK AC97-SDOUT C50 22P Compatible Filter Connection with ALC655 33 ALC655 Datasheet JD4 JD4 +5VAUX Reserved for ALC655/658 (Power Off CD) D1 1N4148@655/658 U1 +5VA LM7805CT/200mA 3 OUT VREFOUT VREFOUT C7 + C11 C15 +10u 0.1u + 10u C21 1u LINE-IN-R ...

Page 36

... R15 0 MIC2-IN MIC1-IN R17 0 MIC1-IN R57 R58 22K 22K For ALC650: R12=X R13=2.2K For ALC655 and ALC658 use Mono MIC: R12=X R13=2.2K For ALC655 and ALC658 use Stereo MIC: R12=4.7K R13=4.7K LINE-IN-R R20 LINE-IN-R LINE-IN-L R21 LINE-IN-L AUD-RET-R AUD-RET-R AUD-RET-L AUD-RET-L ...

Page 37

... Bracket Connector TORX178/179 can be used without connecting RCA U5 Optical TORX178 Receiver 4 5 CASE CASE R11 10 L7 47uH C47 +5VDD 0.1u 10 SPDIF-IN Only for ALC650/655/658 35 ALC655 Datasheet Optical U3 TOTX178 Transmitter 5 4 N.C N.C C32 0.1u +5VDD C38 J6 1 S/PDIF OUTPUT C40 0.01u (Coaxial) 100P SURR-OUT-L SPDIF-OUT +3 ...

Page 38

... VREFOUT2-UAJ2 VREFOUT3-UAJ1 UAJ2-IO-L UAJ2-IO-R FRONT-JACK2-ON Front Connector 1~10 pin connector: INTEL Front Panel I/O Design Guide V1.0 11~16 pin: REALTEK Front Panel I/O for UAJ ALC655/658/650(with Intel Front Pannel) ALC658(with Realtek Front Pannel - UAJ function) Six-Channel AC’97 2.3 Audio Codec R24 10K +5VA C57 1u@Norm AUD-MIC ...

Page 39

... CHECK 0.354 BSC 0.276 BSC 0.217 0.354 BSC 0.276 BSC 0.217 0.007 0.008 0.011 0.0197 BSC 3.5 7 0.018 0.0236 0.030 0.0393 37 ALC655 Datasheet TITLE: LQFP-48 (7.0x7.0x1.6mm) LEADFRAME MATERIAL DOC. NO. VERSION 02 DWG NO. PKGC-065 DATE REALTEK SEMICONDUCTOR CORP. Rev 1.3 ...

Page 40

... Realtek sales representatives or agents. Realtek Semiconductor Corp. Headquarters No. 2, Innovation Road II Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com.tw Six-Channel AC’97 2.3 Audio Codec Table 1. Ordering Information Package Standard product. LQFP-48 ALC655 with Lead (Pb)-Free package 38 ALC655 Datasheet Status Rev 1.3 ...

Related keywords