XC68341FT16 Motorola, XC68341FT16 Datasheet

no-image

XC68341FT16

Manufacturer Part Number
XC68341FT16
Description
XC68341FT16Integrated Processor Users Manual
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC68341FT16
Manufacturer:
xilinx
Quantity:
1 831
Part Number:
XC68341FT16
Manufacturer:
MOTOLOLA
Quantity:
586
查询XC68341供应商
Parts Not Suitable for New Designs
For Additional Information
End-Of-Life Product Change Notice

Related parts for XC68341FT16

XC68341FT16 Summary of contents

Page 1

Parts Not Suitable for New Designs For Additional Information End-Of-Life Product Change Notice ...

Page 2

... Users should directly access only the MBAR register, and use the LPSTOP instruction to generate the LPSTOP broadcast access to $3FFFE. The remaining address range $3FF04-3FFFD is Motorola reserved and should not be accessed. This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice. SEMICONDUCTOR PRODUCT INFORMATION MOTOROLA, 1995 ...

Page 3

... FC3–FC0 SIZ1 SIZ0 R/W AS CSx DS AS68K UDS, LDS UWE LWE DSACK DTC D15–D8 D7–D0 WORD WRITE Figure 3-12. M68300 Write Cycle timing MOTOROLA WORD OP2 OP3 BYTE WRITE MC68341 USER’S MANUAL ADDENDUM BYTE OP3 OP3 BYTE WRITE ...

Page 4

... FC3–FC0 SIZ1 SIZ0 R/W AS68K CSx DS AS UDS LDS UWE LWE DSACK DTC D15–D8 D7–D0 WORD WRITE Figure 3-14. M68000 Write Cycle Timing MOTOROLA WORD OP2 OP3 BYTE WRITE MC68341 USER’S MANUAL ADDENDUM BYTE OP3 OP3 BYTE WRITE 3 ...

Page 5

... Additional Notes on Retry Termination On page 3-42, Table 3-4: When HALT and BERR are asserted together in case #5 to force a retry of the current bus cycle, relative timing of HALT and BERR must be controlled to avoid inadvertently causing bus error ter- MOTOROLA MC68341 USER’S MANUAL ADDENDUM 4 ...

Page 6

... On page 3-57, Figure 3-34. Power-Up Reset Timing Diagram: CLKOUT is not gated by VCO lock or other in- ternal control signals, and can begin toggling as soon as VCC is high enough for the internal logic to begin operating. For crystal mode and external clock with VCO mode, after the VCO frequency has reached an initial MOTOROLA MC68341 USER’S MANUAL ADDENDUM 5 ...

Page 7

... VCO frequency operating range. 24. Additional Note for Global Chip Select On page 4-16, section 4.2.4.2: When operating as a global chip select, CS0 does not assert for accesses to either the MBAR or to internal peripheral module registers. MOTOROLA MC68341 USER’S MANUAL ADDENDUM 6 ...

Page 8

... MOTOROLA VCO (kHz 131 262 524 66 262 524 1049 131 393 786 1573 197 524 1049 2097 ...

Page 9

... Some W/X/Y/Z bit combinations shown may select a CLKOUT or VCO frequency higher than spec. Refer to Sec- tion 11 Electrical Characteristics for CLKOUT and VCO frequency limits. 2. Any change results in a change in the VCO frequency - the VCO should be allowed to relock if necessary. MOTOROLA VCO (kHz) ...

Page 10

... Rev. 1 releases) did not show AS7 set. Code which was developed based on these manual revisions should be checked for this problem when porting to the MC68341 - this change should also be applied back to the MC68330 and/or MC68340. 29. Additional Note on VCO Overshoot On page 4-30 place the following note under the Y-bits description: MOTOROLA 8 ADDR RTC INTERRUPT CONTROL (RICR) 0C3 ...

Page 11

... On page 5-77, Section 5.6.2.8.6, RSREG register bit #8 should be a “1”. 37. IPIPE Timing On page 5-88, Figure 5-29 shows the third IPIPE assertion low lasting for 1.5 CLKs - it actually asserts for an additional 0.5 CLKs. IPIPE transitions occur after the falling edge of CLKOUT. MOTOROLA MC68341 USER’S MANUAL ADDENDUM 10 ...

Page 12

... DMA transfer with internal IMB arbitration. Specifically, an idle clock can follow 1) single address 2-clock transfers and 2) dual address transfers from memory to 2-clock devices. Arbitration is completely overlapped for all other cases. MOTOROLA Maximum DREQ Latency (Clocks) 16-Bit Bus Clocks/Bus Cycle ...

Page 13

... CCR the BTC register does not match the larger port size or is zero.” 50. Additional Note on DMA Interrupt Prioritization Add to the Interrupt Register description on page 6-31: When both DMA channels are programmed to the same interrupt level, channel 1 is higher priority than channel 2. MOTOROLA MC68341 USER’S MANUAL ADDENDUM 12 ...

Page 14

... X1 input, which then results in incorrect baud rates. One method to extend the minimum CLKOUT frequency is to reduce the X1 frequency by powers shown in the table below. The corresponding baud rates selected by the clock select register programming are MOTOROLA MC68341 USER’S MANUAL ADDENDUM 13 ...

Page 15

... On page 8-26, Section 8.5.1, the Status Register (SR) description should say: "• Clear the TO, TG, and TC bits to reset the interrupts." 60. Typos in Timer Initialization Examples On pages 8-27 and 8-29, the Timer register offsets should be from the timer base address, not from the SIM41 base address. The correct equates for the Timer register offsets are: MOTOROLA CLKOUT F min 8.29MHz 4.15 2.07 MC68341 USER’ ...

Page 16

... On page 11-2, Figure 11-2, a 10M resistor can be substituted for the 20M R2 bias resistor as shown below. 64. SRAM Interface The SRAM interface shown in Figure 11-5 on page 11-4 does not support 2-clock accesses, since UWE and LWE do not assert for 2-clock writes. MOTOROLA interrupt register control register status register ...

Page 17

... SIM, and must meet the tighter duty cycle requirements outlined for External Clock Mode Without PLL. 69. Clock Skew Notes 12-7, External Clock With PLL Mode, Clock Input to CLKOUT Skew: Clock skew is measured from the falling MOTOROLA D15–D8 B T/R ...

Page 18

... Page 4-48 The lake at the start of the code should be INIT341 instead of INIT340. MOTOROLA Frequency (MHz) 0 – – 16.78 0 – 16.78 MC68341 USER’S MANUAL ADDENDUM Temperature Order Number +70 C XC68341FT25 - XC68341CFT25 +70 C XC68341FT16 - XC68341CFT16 +70 C XC68341FT16V 17 ...

Page 19

... Page 9-19, The timing diagrams reference as Figures 9-24 — 9-27 should be changes to 12-22–12-25. 81. Page 9-29, DT–Delay A value of 1 enable this bit and 0 disables it. 82. Package Dimensions The package dimension drawing on page 13-3 should be discarded and replaced with the following drawing. MOTOROLA MC68341 USER’S MANUAL ADDENDUM 18 ...

Page 20

... Y –A– –H– –C– H DETAIL C MOTOROLA L –B– DETAIL A –D– DETAIL C –H– M TOP & BOTTOM Case 864A-03 MC68341 USER’S MANUAL ADDENDUM –A–, –B–, –D– DETAIL A Ç ...

Page 21

... Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur ...

Related keywords