RF5C296 RICOH Co.,Ltd., RF5C296 Datasheet

no-image

RF5C296

Manufacturer Part Number
RF5C296
Description
PC Card Controller
Manufacturer
RICOH Co.,Ltd.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RF5C296
Manufacturer:
RICOH
Quantity:
20 000
PC Card Controller
compliant with PCMCIA 2.1/JEIDA 4.2
RF5C296/RF5C396L/RB5C396/RF5C396
APPLICATION MANUAL
ELECTRONIC DEVICES DIVISION
NO.EA-028-9804

Related parts for RF5C296

RF5C296 Summary of contents

Page 1

... PC Card Controller compliant with PCMCIA 2.1/JEIDA 4.2 RF5C296/RF5C396L/RB5C396/RF5C396 APPLICATION MANUAL ELECTRONIC DEVICES DIVISION NO.EA-028-9804 ...

Page 2

The products and the product specifications described in this application manual are subject to change or dis- continuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales ...

Page 3

... RF5C296/RF5C396L/RB5C396/RF5C396 APPLICATION MANUAL CONTENTS ...................................................................................................... OUTLINE ................................................................................................... FEATURES ............................................................................................. APPLICATIONS PIN CONFIGURATION (RF5C296) PIN ASSIGNMENTS (RF5C296) PIN CONFIGURATION (RF5C396L/RF5C396) PIN ASSIGNMENTS (RF5C396L/RF5C396) PIN CONFIGURATION (RB5C396) PIN ASSIGNMENTS (RB5C396) ...................................................................................... PIN DESCRIPTION ......................................................................................... 1. ISA Bus Interface ........................................................................................ 2. Card Slot Interface ........................................................................................ 3. Other Control Pins 4. Power and Ground Supply Pins ...

Page 4

... Summary of Internal Register HARDWARE DESIGN CONSIDERATIONS 1. Initial Value Setting Pins 2. Connections to System Bus 3. Connections to PCMCIA Slot 4. Connections to Power Supply System 5. Connecting Multiple Units of RF5C296 or RF5C396 SOFTWARE DESIGN CONSIDERATIONS 1. Confirmation of Access to Internal Registers 2. Identification of PC Card Types 3. Address Mapping and Address Window Setting ...................................................................................... ...

Page 5

... Further, they effect substantial space savings through implementa- tion in slimline packages (i.e. the 144pin LQFP for the RF5C296, the 208pin LQFP for the RF5C396L, the 256pin PBGA for the RB5C396 and the 208pin QFP for the RF5C396). ...

Page 6

... RF5C296/RF5C396L/RB5C396/RF5C396 • PACKAGES · RF5C296 144pin LQFP (t=1.7mm) · RF5C396L 208pin LQFP (t=1.7mm) 256pin PBGA (23 ´ 23) · RB5C396 · RF5C396 208pin QFP APPLICATIONS • PC (Notebook Type, Pen-based Type and Palm Top Type) • Docking Station • PDA • Handy Terminal 2 ...

Page 7

... PIN CONFIGURATION • RF5C296 Pin Assignments (Top View) IRQ3 110 SA7 IRQ4 SA8 IRQ5 SA9 SA10 IRQ7 SA11 SA12 REFRESH# 120 SA13 SA14 SA15 SA16 IOR# IOW# AEN IOCHRDY GND SD0 130 SD1 ZEROWS# SD2 GND SD3 VCCAT SD4 SD5 IRQ9 ...

Page 8

... RF5C296/RF5C396L/RB5C396/RF5C396 PIN ASSIGNMENTS • RF5C296 Pin No. Symbol Pin No. 1 VCC5EN# 2 VPP_EN0 3 VPP_EN1 4 5VDET/GPI 5 RIOUT# 6 VCC3EN# 7 CS# 8 REG# 9 CD3 10 CD1# 11 CD4 12 CD11 13 CD5 14 CD12 15 CD6 16 INPACK# 17 CD13 18 VCCSLOT 19 CD7 20 GND 21 CD14 22 CE1# 23 CD15 24 CA10 25 CE2# 26 OE# 27 CA11 28 CIORD# 29 CA9 30 CIOWR# 31 CA8 32 CA17 ...

Page 9

... SD4 SD5 IRQ9 SD6 200 SD7 POWERGOOD SPKROUT# INTR# BVPP_EN1 BVPP_EN0 BVCC3EN# BVCC5EN# 208 CS ACD1# ,ACD2# ,BCD1#,BCD2# are powered by VCC_AT * RF5C296/RF5C396L/RB5C396/RF5C396 140 130 120 VCC_AT VCC_SLOT#1 VCC_CORE VCC_SLOT#0 VCC_SLOT 110 BCA22 104 BCA16 BCA21 BRDY/BSY# BCA20 100 BWE#/RGM# ...

Page 10

... RF5C296/RF5C396L/RB5C396/RF5C396 PIN ASSIGNMENTS • RF5C396L/RF5C396 Pin No. Symbol Pin No. 1 AVPP_EN1 2 AVPP_EN0 3 A5VDET/AGPI 4 AVCC3EN# 5 AVCC5EN# 6 B5VDET/BGPI 7 RESETDRV 8 AREG# 9 ACD3 10 ACD1# 11 ACD4 12 ACD11 13 ACD5 14 ACD12 15 ACD6 16 ACD13 17 ACD7 18 ACD14 19 ACE1# 20 ACD15 21 ACA10 22 ACE2# 23 AOE# 24 VCCSLOT#0 25 ACA11 26 ACIORD# 27 VCC 28 ACA9 29 ACIOWR# 30 ACA8 31 GND 32 ACA17 ...

Page 11

... IRQ10 172 157 LA23 173 158 IOCS16# 174 159 SBHE# 175 160 MEMCS16# 176 ) I : Active “low” signals are indicated by “#”. * RF5C296/RF5C396L/RB5C396/RF5C396 Symbol Pin No. Symbol SA0 177 IRQ7 SA1 178 SA11 SYSCLK 179 SA12 SA2 180 REFRESH# SA3 181 ...

Page 12

... RF5C296/RF5C396L/RB5C396/RF5C396 PIN CONFIGURATION • RB5C396 PIN ASSIGNMENTS • RB5C396 Pin No. Symbol Pin No. A1 LA22 A2 LA21 A3 LA19 A4 LA17 A5 SD8 A6 SD11 A7 SD14 A8 BCD2# A9 BCD9 A10 BCD0 A11 BCA1 A12 BCA3 A13 BRESET A14 BCA25 A15 BCA23 A16 BCA16 ...

Page 13

... H8 F9 GND H9 F10 GND H10 F11 GND H11 F12 BWE# H12 F13 BCA9 H13 F14 BOE# H14 F15 BCA11 H15 F16 BCE2# H16 RF5C296/RF5C396L/RB5C396/RF5C396 Symbol Pin No. Symbol IRQ7 J1 SA16 SA11 J2 IOW# SA12 J3 IOR# SA9 J4 GND SA4 J5 GND GND J6 GND GND J7 GND ...

Page 14

... RF5C296/RF5C396L/RB5C396/RF5C396 Pin No. Symbol Pin No. N1 IRQ9 N2 SD7 N3 SPKROUT# N4 B5VDET/BGPI N5 ACD3 N6 ACD13 N7 VCCSLOT#0 N8 VCC N9 GND N10 ACA21 N11 ARDY/BSY# N12 VCCSLOT#0 N13 ACA1 N14 AINPACK# N15 ACD1 N16 ACD0 10 Symbol Pin No. P1 POWERGOOD R1 P2 BVPP_EN1 R2 P3 A5VDET/AGPI R3 P4 AVCC3EN ACD5 R5 P6 ...

Page 15

... IRQ11, or IRQ15 may be used as system side DACK#, system side DREQ, and system side TC respectively in DMA mode Input Output, I/O : Input/Output, O (OD) : Open Drain Output, O (TS) : Tri-State Output Pin No. of the RB5C396 differ from those of others. Refer to “PIN CONFIGURATION”. * RF5C296/RF5C396L/RB5C396/RF5C396 Pin No. RF5C296 RF5C396* 1 157,155,153,151, 96,94,92,89,87,85, 149,147,146 84 184,183,182,181, 123,122,121,120, ...

Page 16

... Chip Select input. This signal is use for configura- CS# tion CS# control power down mode, in case of dri- ving by the I/O address Input Output, I/O : Input/Output, O (OD) : Open Drain Output, O (TS) : Tri-State Output Pin No. of the RB5C396 differ from those of others. Refer to “PIN CONFIGURATION” Function RF5C296 102 Pin No. I/O* RF5C396 163 I 7 ...

Page 17

... All card slot interface signal names are pretended with A-(slot#0) and B-(slot#1). * For example, ACA25 to ACA0 are the card address buses to the slot#0. Pin No. of the RB5C396 differ from those of others. Refer to “PIN CONFIGURATION”. RF5C296/RF5C396L/RB5C396/RF5C396 Pin No. RF5C296 RF5C396* Slot#0 : 48,46,44,42,40,38,36, 34,32,41,43,35,33,45, 25,21,28,30,47,49,50, 48,46,44,42,40,38,36, ...

Page 18

... I/O signal read are enabled on PC cards that support this signal. When INPACK# signal is enabled for INPACK# RF5C296/RF5C396, I/O signal read data will be output to the system only when the INPACK# signal is enabled. This pin may also be used as card side DREQ in DMA mode. ...

Page 19

... All card slot interface signal names are pretended with A-(slot#0) and B-(slot#1). * For example, ACA25 to ACA0 are the card address buses to the slot #0. Pin No. of the RB5C396 differ from those of others. Refer to “PIN CONFIGURATION”. 3) Applicable to only RF5C296. * RF5C296/RF5C396L/RB5C396/RF5C396 Pin No. ...

Page 20

... All card slot interface signal names are pretended with A-(slot#0) and B-(slot#1). * For example, ACA25 to ACA0 are the card address buses to the slot#0. Pin No. of the RB5C396 differ from those of others. Refer to “PIN CONFIGURATION”. 16 Function RF5C296 91 76, 135 18, 52 20,54,57,72,78, 128,133 Pin No ...

Page 21

... LOGIC IOR#,IOW# MEMR#, MEMW# IOCS16# MEMCS16# ZEROWS#, IOCHRDY IRQn(DREQ, DACK#,TC) SYSCLK POWERGOOD RESETDRV SPKROUT# MISC. RI_OUT CONTROL INTR# 5VDET/GPI RF5C296/RF5C396L/RB5C396/RF5C396 ADDRESS BUFFER ADDRESS MAPPING LOGIC DATA BUS BUFFER CE1#, CE2# CARD CIORD#, CIOWR# STROBES OE#, WE#(TC#) REG#(DACK#) VPP_EN0 VPP_EN1 POWER CONTROL ...

Page 22

... RF5C296/RF5C396L/RB5C396/RF5C396 FUNCTIONAL DESCRIPTION RF5C296 (RF5C396 controller for supporting one (two) card slot compliant to PCMCIA2.1/JEIDA4.2 68pin standard. Direct connection to the card slot is allowed due to the complete buffering of signals to the card. RF5C296/RF5C396 can also interface directly to the ISA bus. 1. Address Mapping Each socket has five independently enabled and controlled system memory address mapping windows and two independently enabled and controlled system I/O address mapping windows ...

Page 23

... PCs, each address mapping circuit will be powered down when it is not activated. In addition to the function, setting the power down bit in the global control register to “1” enables the RF5C296/RF5C396 to go into the power down mode. There is a single power down control bit which can be written with either a Slot#0 or Slot#1 Global Control Register Index. Setting this bit to “ ...

Page 24

... Card Detect and Control Register bit2* RF5C296/RF5C396 1) Refer to page 27 “INTERNAL RESISTERS” shown in the above table, the RF5C296 and the RF5C396 allow sharing of a power supply between their VCC_SLOTs and the * PCcard slots, provided that the VCC_CORE should be set to 3.3V. 20 ...

Page 25

... DMA mode, IRQ9, IRQ10, IRQ11 (or IRQ15) work as DACK#, DREQ, TC. 5. Bus Sizing In addition to 16bit bus cycle, RF5C296/RF5C396 supports 8bit bus cycle. The 8bit bus cycle Card can be generated even when the window is configured for 16bit. This means that the combination of SBHE# input and SA0 input override the data size configuration ...

Page 26

... There are 56 control registers provided for each PC card slot. The Index Register has bit7 for indicating a device number depending on the status of the SPKROUT# pin for the RF5C396 or the RI_OUT# pin for the RF5C296 at the falling edge of the RESETDRV pin signal. For the RF5C296, in particular, the Index Register has bit6 (Slot bit) for indicating a device number depending on the status of the SPKROUT# pin at the falling edge of the RESETDRV pin signal ...

Page 27

... Register results in a data bus output of high impedance. 7.2 Five or More Slots More than five PC card slots can also be supported through external decoding of the A15 to A1 pin signals for input to the CS# pin and thereby setting of any given I/O addresses of the internal registers for the RF5C296 and the RF5C396. RF5C296/RF5C396L/RB5C396/RF5C396 ...

Page 28

... RF5C296/RF5C396L/RB5C396/RF5C396 8. PCMCIA-ATA Mode RF5C296/RF5C396 supports a PCMCIA-ATA interface mode. The following table shows the card interface sig- nals when PCMCIA-ATA mode is configured. PCMCIA I/O PIN No. Interface Signal 1 GND 2 CD3 3 CD4 4 CD5 5 CD6 6 CD7 7 CE1# 8 CA10 9 OE# 10 CA11 11 CA9 12 CA8 13 CA13 14 CA14 15 WE# 16 IREQ# ...

Page 29

... DMA devices via the PC card slots. Setting bit1 of Mode Control Register 3 to “1” enables DMA mode. The DMA data will be transferred to/from DMA capable PC Card with the ISA bus as a DMA master. On the DMA mode, some of RF5C296/RF5C396 signal pins will be redefined. IRQ9 will work as DACK# input, IRQ10 will work as DREQ output, IRQ11 (or IRQ15) will work as TC input. ...

Page 30

... RF5C296/RF5C396L/RB5C396/RF5C396 The TC# (terminal count) pin signal input to the PC card becomes active low for output from the OE# pin at a cycle for reading from the PC card (a cycle for writing to the memory) and from the E# pin at a cycle for writing to the PC card (a cycle for reading from the memory). Further, the output REG# pin signal is always held at high level during DMA transfer ...

Page 31

... INTERNAL REGISTERS RF5C396 has the registers both for Slot#0 (2) and Slot#1 (3). RF5C296 has the registers only for Slot#0 (1, 2, 3). The internal registers have default bit settings (immediately after the falling edge of the RESETDRV pin signal when the POWERGOOD pin signal is set to “0”) as enumerated below: 1 ...

Page 32

... Disable Resume RESETDRV. If bit is set to “1” and PWRGOOD=“1”, the restable registers of RF5C296/RF5C396 will not be reset. If the RESETDRV is a result of a system reset (PWRGOOD= “0”), the reset able registers of RF5C296/RF5C396 will be reset regardless of the setting bit. bit5 : Auto Power Switch Enable. When this bit is set to “ ...

Page 33

... For I/O cards, bit is set to “1” if Ring Indicate Enable bit in the Interrupt and General Control Register is set to “0” and STSCHG#/RI# signal from I/O card has been pulled low. This bit reads “0” for I/O cards if the Ring Indicate Enable bit in the Interrupt and General Control Register is set to “1”. RF5C296/RF5C396L/RB5C396/RF5C396 bit0 of Mode VCC5EN# ...

Page 34

... RF5C296/RF5C396L/RB5C396/RF5C396 The Card Status Change Register contains the status for sources of the card status change interrupt. These sources can be enabled to generate a card status change interrupt by setting the corresponding bit in the Card Status Change Interrupt Configuration Register. There are two ways to reset this register, (1) Read Card Status Change Register (2) Write back “ ...

Page 35

... Default value is “0”. If this bit is set to “0”, the falling edge of the control strobes OE# and WE# will be generated from the first falling edge of SYSCLK after the falling edge of MEMW# or MEMR# in the 16bit memory cycle. If this bit is set to “1”, the control strobes OE# and WE# will not be syn- chronously delayed by SYSCLK. RF5C296/RF5C396L/RB5C396/RF5C396 31 ...

Page 36

... IRQ14 Pulse Mode Enable. Setting this bit to “1” and bit 1 (Level Mode Interrupt Enable) to “0” will enable the RF5C296/RF5C396 to support pulse-mode IRQ14 interrupt output. bit2 : Explicit Write Back Card Status Change Acknowledge Bit. Setting this bit to “1” will require an explicit write of “ ...

Page 37

... Memory Window 1 Enable Bit. If this Bit is set to “0”, a memory access within the Memory Window 1 will inhibit the card enable signal. bit0 : Memory Window 0 Enable Bit. If this Bit is set to “0”, a memory access within the Memory Window 0 will inhibit the card enable signal. RF5C296/RF5C396L/RB5C396/RF5C396 Read & Write 33 ...

Page 38

... RF5C296/RF5C396L/RB5C396/RF5C396 1.8 Interrupt and General Control Register Index : 03h Default value : 0000 0000b bit7 : Ring Indicate Enable. Setting this bit to “0” for I/O card, the STSCHG#/RI# signal from the I/O card is used as the status change signal STSCHG#. The current status of the signal is then available to the read from the Interface Status Register and this signal can be configured as a source for the card status change interrupt. Setting this bit to “ ...

Page 39

... For I/O cards, a card status change interrupt will be generated if the STSCHG#/RI# has been pulled “L” assuming Ring Indicate Enable Bit (bit7) in Interrupt and General Control Register is set to “0”. RF5C296/RF5C396L/RB5C396/RF5C396 Read & Write bit2 ...

Page 40

... RF5C296/RF5C396L/RB5C396/RF5C396 2. I/O Mapping 2.1 I/O Control Register Index : 07h bit7 : I/O Window 1 Waite State. If this bit is set to “1” or this wait state is set by the wait# signal which is common to 8 and 16bit, 16bit system accesses occur with 1 additional wait state(4 SYSCLK). bit6 : I/O Window 1 Zero Waite State. If this bit is set to “1”, 8bit system I/O accesses occur with zero additional wait states and ZEROWS# signal will be active. bit5 : I/O Window 1 IOCS16# Source. If this bit is set to “ ...

Page 41

... Index I/O Window 0 : 0Bh Default value : 0000 0000b Index I/O Window 1 : 0Fh I/O Window 0 Stop Address A15 to A8 bit7 : address 15 bit6 : address 14 bit5 : address 13 bit4 : address 12 bit3 : address 11 bit2 : address 10 bit1 : address 9 bit0 : address 8 RF5C296/RF5C396L/RB5C396/RF5C396 Read & Write Read & Write Read & Write 37 ...

Page 42

... RF5C296/RF5C396L/RB5C396/RF5C396 3. Memory Mapping 3.1 System Memory Address n Mapping Start Low Byte Register Index Index : Memory Window 0 Memory Window 1 10h Default value : 0000 0000b bit7 : address 19 bit6 : address 18 bit5 : address 17 bit4 : address 16 bit3 : address 15 bit2 : address 14 bit1 : address 13 bit0 : address 12 3.2 System Memory Address n Mapping Start High Byte Register Index ...

Page 43

... Wait State Bit 0 wait state bit 1 wait state bit bit5 : Reserved bit4 : Reserved bit3 : address 23 bit2 : address 22 bit1 : address 21 bit0 : address 20 RF5C296/RF5C396L/RB5C396/RF5C396 Memory Window 2 Memory Window 3 22h 2Ah Memory Window 2 Memory Window 3 23h 2Bh # of additional cycle 0 standard 16bit cycle 1 ...

Page 44

... RF5C296/RF5C396L/RB5C396/RF5C396 3.5 Card Memory Offset Address n Low Byte Register Index : Memory Window 1 Memory Window 0 14h Default value : 0000 0000b bit7 : offset address 19 bit6 : offset address 18 bit5 : offset address 17 bit4 : offset address 16 bit3 : offset address 15 bit2 : offset address 14 bit1 : offset address 13 bit0 : offset address 12 3 ...

Page 45

... Voltage Selection Bit. If bit4 of Power and RESETDRV Control Register is set to “1”, setting this bit to “1” will set VCC3EN# “L”. If bit4 of Power and RESETDRV Control Register setting this bit to “0” will set VCC5EN# “L”. Default value is “0”. RF5C296/RF5C396L/RB5C396/RF5C396 Read & Write Read & Write ...

Page 46

... RF5C296/RF5C396L/RB5C396/RF5C396 5. I/O Address Remapping This function is available only in RF5C396. I/O offset address can be set in the following registers. Card I/O address is the summation result of system address and I/O offset address. 5.1 Card I/O Offset Address 0 Low Byte Register Index : 36h Default value : 0000 0000b bit7 : offset address 7 bit6 : offset address 6 ...

Page 47

... Chip Identification Register (Read Only) Index : 3Ah Default value : 32h (RF5C296), B2h (RF5C396) Read only register, 32h is read back from RF5C296, B2h is read back from RF5C396. 5.6 Mode Control Register 3 Index : 3Bh Default value : 0000 0000b bit7 to bit2 : Reserved. ...

Page 48

... RF5C296/RF5C396L/RB5C396/RF5C396 6. Summary of Internal Register Slot#0 Slot#1 offset offset +00h +40h Identification and Revision +01h +41h Interface Status +02h +42h Power and RESETDRV Control +03h +43h Interrupt and General Control +04h +44h Card Status Change +05h +45h Card Status Change Interrupt Configuration ...

Page 49

... Card I/O Offset Address 1 Low Byte +39h +79h Card I/O Offset Address 1 High Byte +3Ah +7Ah Chip Identification +3Bh +7Bh Mode Control 3 ) Chip Identification Register bit7 is read back “0” from RF5C296, “1” from RF5C396. * RF5C296/RF5C396L/RB5C396/RF5C396 Register Name Default Value 7654 to 3210 0 000 0000 0 000 0000 ...

Page 50

... HARDWARE DESIGN CONSIDERATIONS 1. Initial Value Setting Pins For the RF5C296 and the RF5C396, the SPKROUT#, RI_OUT#, and INTR# pins function as output pins normally but as input pins whose input status determine internal settings during the time that the RESETDRV pin is held at high level as shown in the diagram below. ...

Page 51

... IOCHRDY ZEROWS# 2.2 CS# Pin The CS# pin is intended to determine an I/O address for access to the control registers for the RF5C296 and the RF5C396 and not directly related to access to the card windows. As described before, either external decoding or internal decoding can be used to determine an I/O address for access to the control registers. (For details, see “6. Access to Internal Registers” in “FUNCTIONAL DESCRIP- TION” ...

Page 52

... SA16 pins to (0000 0000)b. 2.3 RESETDRV and POWERGOOD Pins For the RF5C296 and the RF5C396, reset operation is conditional upon the POWERGOOD pin held at “L”and the RESETDRV pin held at “H”. When not in use, therefore, the POWERGOOD pin should be held at “L”. ...

Page 53

... Notes for connecting to System bus except ISA bus The RF5C296 and the RF5C396 must be connected to any other system bus than the ISA bus in consideration of the fol- lowing pins: 1) BALE Pin The BALE pin signal is intended to latch the address signals output from the LA23 to LA17 pins because retention of these pin signals is not guaranteed in the entire instruction cycle on the ISA bus. In practice,they are half-latched. The BALE pin may be held at “ ...

Page 54

... Basically, the CD1# and CD2# pins should be pulled by a power supply which survives after removal of the PC card from the PC card slot and therefore be confined to the VCC_CORE or the VCC_AT. For the RF5C296 and the RF5C396, in particular, the CD1# and CD2# pins are powered by, and should therefore be pulled up to, the VCC_AT. ...

Page 55

... Connections to Power Supply System 4.1 VCC_CORE, VCC_SLOT, and VCC_AT The RF5C296 and the RF5C396 are designed to supply separate power for the IC core, the ISA bus interface, and the PC card slots from the VCC_CORE, the VCC_AT, and the VCC_SLOT, respectively, as shown in the figure ...

Page 56

... Mixed Voltage Control Register (Index : 2Fh). These pins can be used to configure an external driver for applying voltage to the two power supply pins (VPP1 and VPP2) on the PC card slots. Power supply circuitry for the RF5C296 and the RF5C396 is exemplified in the dia- grams below : ...

Page 57

... Connecting Multiple Units of RF5C296 or RF5C396 To connect multiple units of the RF5C296 or the RF5C396 to the same system bus, their respective PC card slots must be provided with independent indexes by connecting a pull-up or pull-down resistor to the SPKROUT# and RI_OUT# pins. (For details, see “7. Plural Slot System” in “FUNCTIONAL DESCRIPTION” and “1. Initial Value Setting Pins” ...

Page 58

... I/0 card and the memory card when set to “1” and “0” , respectively. 3. Address Mapping and Address Window Setting The RF5C296 and the RF5C396 are designed to interface between the CPU bus, such as the ISA bus, and the PC card bus. Unlike ordinary ICs, therefore, these ICs provides address mapping mainly to establish a correspondence between the CPU bus and the PC card bus. In view of such differences, therefore, this section provides separate description of “ ...

Page 59

... On the other hand, the RF5C396 is capable of I/O address mapping in such a manner as to ensure I/O address mismatching between the ISA bus and the PC card bus. The above-described settings of the I/O Address n Start/Stop Low/High Byte Registers for the RF5C296 can be added to the settings of the Card I/O Offset Address n Low/High Byte Registers (Index : 36h (Low-byte Window 0), 37h (High-byte Window 0), 38h (Low-byte Window 1), and 39h (High-byte Window 1)) to form two's complement numbers representing I/O addresses on the PC card bus ...

Page 60

... RF5C296/RF5C396L/RB5C396/RF5C396 The RF5C396 provides I/O address mapping as shown in the figure below : • I/O Address Mapping by RF5C296 I/O address on ISA bus 0000h aaaah I/O WINDOW 0 bbbbh 03E0h 03E1h cccch I/O WINDOW 1 ddddh FFFFh The settings of the internal registers relating to I/O address window setting are shown in the table on the next page. For details on the individual internal registers, see “ ...

Page 61

... PC card bus. The RF5C296 and the RF5C396 are capable of mapping any given five memory address windows (ranges) on the ISA bus to the memory address windows on the PC card bus in units of 4kB for each PC card slot. On the ISA bus, ...

Page 62

... The common memory and the attribute memory are used mainly for ordinary access and for storage of such data as PC card information, respectively. During access to the attribute memory, the REG# pin signal is held at “L”. The RF5C296 and RF5C396 provide memory address mapping as shown in the figure below : Memory addresses on ISA bus ...

Page 63

... Write Protect These bits can be used to specify write protection on memory. Index Reg Active These bits can be used to specify access to the attribute memory in the IC card when set to “1”. RF5C296/RF5C396L/RB5C396/RF5C396 Window 1 Window 2 19h : bit3 to 0 21h : bit3 to 0 18h : bit7 to 0 20h : bit7 to 0 ...

Page 64

... RF5C296/RF5C396L/RB5C396/RF5C396 Index MEMCS16# This bit can be used to specify the generation of the MEMCS16# pin signal through decoding the A23 to A17 pin signals and through decoding the A23 to A12 pin signals when set to “0” and “1”, respectively. Index Window Enable These bits can be used to specify rendering the applicable memory address window active when set to “1”. ...

Page 65

... Standard Cycle (3 SYSCLK Cycle) TS SYSCLK MEMR# MEMW# ZEROWS# IOCHRDY (2) Zero Wait State Cycle (2 SYSCLK Cycle) TS SYSCLK MEMR# MEMW# ZEROWS# IOCHRDY (3) One Wait State Cycle (4 SYSCLK Cycle) TS SYSCLK MEMR# MEMW# ZEROWS# IOCHRDY RF5C296/RF5C396L/RB5C396/RF5C396 TC1 TC1 TC1 TS 61 ...

Page 66

... The 16bit memory access cycle is identical to the 16bit I/O cycle in terms of the output tim- ing for the IOCHRDY pin signal except that the latter is unavailable in zero wait state form. 4. Interrupt Processing The RF5C296 and the RF5C396 generate interrupts derived from the following sources : For I/O Card : Interrupts derived from the IREQ# pin status change : ...

Page 67

... Detect Resume Enable Bit) to “1” in the Card Detect and General Control Register (Index : 16h) and then setting bit3 (Card Detect Enable Bit) to “1” in the Card Status Interrupt Configuration Register (Index : 05h). For details on these registers, see their respective description in “INTERNAL REGISTERS”. RF5C296/RF5C396L/RB5C396/RF5C396 63 ...

Page 68

... RF5C296/RF5C396L/RB5C396/RF5C396 • Output Destination Settings for Interrupts Derived from IREQ# bit3 bit2 • Output Destination Setting for Interrupts Derived from PC Card Status Change INTR# Enable bit bit7 ...

Page 69

... Back Card Status Change Acknowledge Bit) is set to “1” in the Global Control Register (Index : 1Eh). 5. Card Slot Pin Status Indication and Register Setting The RF5C296 and the RF5C396 have the function of indicating the status of the pins on the PC card slot in vari- ous forms to the CPU. This function falls into the following four types : ...

Page 70

... RF5C296/RF5C396L/RB5C396/RF5C396 5.1 CD1# and CD2# Pins The CD1# and CD2# pins are grounded within the PC card and pulled up on the PC card slot. Both the CD1# and CD2# pins are caused to transition to “L” upon insertion of the PC card into the PC card slot. Note that some of the internal registers are designed to control the CD1# and CD2# pins upon occurrence of both the CD1# and CD2# status change and others upon occurrence of either the CD1# or CD2# status change ...

Page 71

... Interrupt and General Control Register (Index : 03h) : bit7 (Ring Indicate Enable Bit) This bit can be set to “1” to specify output of the RING INDICATE# signal to the RI_OUT# pin. RF5C296/RF5C396L/RB5C396/RF5C396 Battery voltage conditions Faulty battery voltage conditions requiring battery replacement and not guar- anteeing data retention ...

Page 72

... RF5C296/RF5C396L/RB5C396/RF5C396 5.4 5VDET/GPI Pin The GPI pin, as its full name “general-purpose input pin” suggests, functions as an input pin for general purpose use. Further, it can also be connected to the VS1# pin on the PC card slot to detect the 5V PC card. (For details, see “3.2 5VDET/GPI and VS1# Pins” in “3. Connections to PCMCIA Slot” in “HARDWARE DESIGN CONSIDERA- TIONS” ...

Page 73

... Interface Status Register (Index : 01h) : bit6(PC card Power Active Bit) This bit an be used to indicate the status of power supply to the PC card slot and set to “0” and “1” to indicate the power-off state (in which both the VCC3VEN# and VCC5VEN# pins are held at high level) and the power- on state, respectively. RF5C296/RF5C396L/RB5C396/RF5C396 69 ...

Page 74

... RF5C296/RF5C396L/RB5C396/RF5C396 ABSOLUTE MAXIMUM RATINGS Symbol Item V Power Supply Voltage CC Vte Terminal Voltage Topr Operating Temperature Tstg Storage Temperature Absolute Maximum ratings are threshold limit values that must not be exceeded even for an instant under any conditions. Moreover, such values for any two items must not be reached simultaneously. Operation above these absolute maximum ratings may cause degradation or permanent damage to the device ...

Page 75

... OL I =4mA OL I =16mA – –200 –10 OUT RF5C296 V = =5V fsysclk=10MHz CC RF5C396 Vcc=5V±10%, Ta=0 to 70˚C Limits Unit TYP. MAX 0.4 V 0.4 V 0.4 V 0.4 ...

Page 76

... OL I =2mA OL I =8mA OL – –100 – OUT RF5C296 V = =3.3V fsysclk=10MHz CC RF5C396 Vcc=3.3V±0.3V, Ta=0 to 70˚C Limits Unit TYP. MAX 0.4 V 0.4 V 0.4 V 0.4 V +10 µ ...

Page 77

... T40 OE#, WE# valid from MEMR#, MEMW# with memory delay inhibit T32a OE#, WE# valid from MEMR#, MEMW# 16bit windows T32b OE#, WE# valid from MEMR#, MEMW active T38 T31 CE#, REG# valid from LA <23 : 17>, SA <16 : 0> RF5C296/RF5C396L/RB5C396/RF5C396 V =5V±10%(3.3V±0.3V)* CC Item , Ta=0 to 70˚C, CL=100pF 2 Limits Unit MIN ...

Page 78

... RF5C296/RF5C396L/RB5C396/RF5C396 Symbol CE#, REG# invalid from LA <23 : 17>, SA <16 : 0> T39 CD <23 : 17> valid delay from SD <15 : 0> when I/O read T71 SD <15 : 0> hold from MEMR# T72 CD <15 : 0> active from LA <23 : 17>, SA <16 : 0> T73 CD <15 : 0> valid delay from SD <15 : 0> when I/O write T74 SD <15 : 0> setup time from falling edge of MEMW# T75 SD <15 : 0> hold time from MEMW# T76 1) This Timing assumes a load capacitance of 50pF. ...

Page 79

... LA(23,17) BALE SA(16,0) SBHE# SD(15,0) (READ DATA) SD(15,0) (WRITE DATA) MEMR#,MEMW# MEMCS16# IOCHRDY ZEROWS# WAIT# CADR(25,0) CD(15,0) (READ DATA) CD(15,0) (WRITE DATA) OE#,WE# CE1#,CE2#,REG# RF5C296/RF5C396L/RB5C396/RF5C396 Tck1 Tckh ADDRESS VALID T71 VALID T75 T76 DATA VALID T7a T35 T5a T6a,T6c T5b T21a T20 T17 T41 ...

Page 80

... RF5C296/RF5C396L/RB5C396/RF5C396 2. 8/16bit I/O Cycle Symbol LA <23 : 17> setup time from to BALE falling T1 BALE pulse width T2 AEN setup time to IOR#, IOW# T45 AEN hold time to IOR#, IOW# T46 LA <23 : 17>, SA <17 : 0> and SBHE setup time to IOR#, IOW# T7 IOCS16# hold time from SA <15 : 0> T12 IOCS16# active from LA <23 : 17> T5a IOCS16# active from SA <16 : 0> ...

Page 81

... In the above table, the parenthesized specifications apply when V * whether V =5V±10% or 3.3±0.3V. CC Setup time of data to falling edge of CIOWR# (tdsu) depends on setup time of address to IOW# of system (Stdsu). tdsu (min.)=Stdsu-30ns.m RF5C296/RF5C396L/RB5C396/RF5C396 Item =3.3±0.3V. Accordingly, the non-parenthesized specifications alone apply CC NOTE Limits Unit MIN ...

Page 82

... RF5C296/RF5C396L/RB5C396/RF5C396 • 8/16bit I/O Cycle SYSCLK LA(23,17) BALE AEN SA(16,0) SBHE# SD(15,0) (READ DATA) SD(15,0) (WRITE DATA) IOR#,IOW# IOCS16# IOCHRDY ZEROWS# WAIT# CADR(25,0) CD(15,0) (READ DATA) CD(15,0) (WRITE DATA) CIORD#,CIOWR# CE1#,CE2#,REG# IOIS16# 78 Tck1 Tckh T1 T2 T45 ADDRESS VALID T71 VALID T75 DATA VALID T35 ...

Page 83

... T87 SD <7 : 0> read data hold time T88 CS# setup time T89 CS# hold time SYSCLK LA(23,17) BALE SA(16,0) SBHE# AEN IOW# IOR# SD7 to 0(WRITE) SD7 to 0(READ) CS# RF5C296/RF5C396L/RB5C396/RF5C396 V CC Item ADDRESS VALID T1 T80 ADDRESS VALID T82 T81 T83 T85 T84 T87 T86 T88 T89 =5V±10%(3.3V±0.3V),Ta=0 to 70˚C, CL=100pF ...

Page 84

... RF5C296/RF5C396L/RB5C396/RF5C396 4. Interrupt, Ring Indicate Speaker Symbol T50 RI# to RI_OUT# delay, SPKR# to SPKROUT# delay T51 Card Status Change, INTR# valid delay T52 Card Status Change, IRQn valid delay T53 INTR# pulse width T54 IREQ# to IRQn delay 1) In the above table, the parenthesized specifications apply when V ...

Page 85

... Reset from POWERGOOD Symbol RESETDRV setup time to POWERGOOD T60 RESETDRV falling edge from rising edge POWERGOOD T61 POWERGOOD RESETDRV RF5C296/RF5C396L/RB5C396/RF5C396 V =5V±10%(3.3V±0.3V),Ta=0 to 70˚C, CL=100pF CC Item T60 T61 Limits Unit MAX. MIN. ns 200 ...

Page 86

... RF5C296/RF5C396L/RB5C396/RF5C396 6. DMA Read Cycle Timing Symbol T41 IOCHRDY inactive from WAIT# active T42 IOCHRDY active to WAIT# inactive T33 CIOWE# active from IOW# T38 IOW# inactive to rising edge of CIOWR#, TC (WE#) T74 SD <15 : 0> valid to CD <15 : 0> valid T91 DACK# (IRQ9) active to DMA cycle begin T92 ...

Page 87

... SD(15,0) IOR# IOCHRDY CIOWR#,WE# (high) REG# (DACK# to card) CE1#,CE2# CD(15,0) CIORD# WAIT# IRQ11 or IRQ15 (TC from system) OE# (TC to card) RF5C296/RF5C396L/RB5C396/RF5C396 V CC Item =3.3±0.3V. Accordingly, the non-parenthesized specifications alone apply whether CC T94 DATA VALID T71 T42 T41 DATA VALID T33 T95 =5V±10%(3.3V±0.3V Ta=0 to 70˚ ...

Page 88

... IRQ10 (DREQ to system) For the RF5C296 and the RF5C396, the relation between the Read/Write timings for the DATA and ADDRESS sig- nals and those for the CIOWR#, CIORD#, WE#, and OE# signals is not specified, and dependent on the input timings for the relevant signals from the system bus and on the internal delay time of the named signals. ...

Page 89

... BUS SYSTEM ADDRESS CONTROL DATA SUPPORT ENVIRONMENT • Driver Soft Phoenix Technologies,Ltd.(U.S.A.) SystemSoft Corporation(U.S.A.) • Demonstration board Demonstration board for RF5C396 RF5C296/RF5C396L/RB5C396/RF5C396 ADDRESS CONTROL DATA RF5C296 RF5C396L RF5C396 PWR CTRL PhoenixCARD Manager Plus TM SystemSoft's Card Soft TM CARD SLOT POWER SWITCHING 85 ...

Page 90

... RF5C296/RF5C396L/RB5C396/RF5C396 PACKAGE DIMENSIONS • RF5C296 144pin LQFP (LQFP-144-P1) • RF5C396L 208pin LQFP (LQFP-208-P1) 104 105 157 86 22±0.4 0.866±0.016 20typ. 0.787typ 108 1 109 144 30.0±0.4 1.181±0.016 28.0typ. 1.102typ 208 0.15±0.05 0.006±0.002 1.5 +0.2 –0.15 0min ...

Page 91

... RB5C396 256pin PBGA (BGA-256-P1) RF5C296/RF5C396L/RB5C396/RF5C396 23.0±0.4 0.906±0.016 19.5typ. (1.17) 0.768typ. (0.046) 4–C1.15 (2.13) (0.084 1.27±0.10 1.97±0.40 0.05±0.004 0.078±0.016 (1.27´15=19.05) (0.05´15=0.75) 1.53±0.20 0.060± ...

Page 92

... RF5C296/RF5C396L/RB5C396/RF5C396 • RF5C396 208pin QFP (QFP-208-P1) 105 156 88 30.0±0.4 1.181±0.016 28.0typ. 1.102typ. 104 157 208 0.15±0.15 0.006±0.002 +0.2 3.35 –0.16 0min. +0.008 0min. 0.132 –0.006 3.8max. 0.150max. mm Unit : inch ...

Page 93

RICOH COMPANY, LTD. ELECTRONIC DEVICES DIVISION HEADQUARTERS 13-1, Himemuro-cho, Ikeda City, Osaka 563, JAPAN Phone 81-727-53-1111 Fax 81-727-53-6011 YOKOHAMA OFFICE (International Sales) 3-2-3, Shin-Yokohama, Kohoku-ku, Yokohama City, Kanagawa 222, JAPAN Phone 81-45-477-1697 Fax 81-45-477-1694 •1695 RICOH CORPORATION ELECTRONIC DEVICES DIVISION ...

Related keywords