MSM82C55A-2VJS Oki Semiconductor, MSM82C55A-2VJS Datasheet
MSM82C55A-2VJS
Available stocks
Related parts for MSM82C55A-2VJS
MSM82C55A-2VJS Summary of contents
Page 1
... Bit set/reset function (Port C) • TTL compatible • Compatible with 8255A-5 • 40-pin Plastic DIP (DIP40-P-600-2.54): (Product name: MSM82C55A-2RS) • 44-pin Plastic QFJ (QFJ44-P-S650-1.27): (Product name: MSM82C55A-2VJS) • 44-pin Plastic QFP (QFP44-P-910-0.80-2K): (Product name: MSM82C55A-2GS-2K) This version: Jan. 1998 MSM82C55A-2RS/GS/VJS Previous version: Aug ...
Page 2
... Semiconductor CIRCUIT CONFIGURATION V CC GND 8 Data Bus Buffer RD Read/ WR Write Control RESET Logic MSM82C55A-2RS/GS/VJS 8 8 Group A Port A (8) 8 Group A Control 4 Group A Port C (High Order 4 Bits Group B Port C (Low Order 4 Bits) 8 Group B Control 8 Group B Port B ...
Page 3
... PIN CONFIGURATION (TOP VIEW) 44 pin Plastic QFP CS 1 GND MSM82C55A-2RS/GS/VJS 40 pin Plastic DIP GND ...
Page 4
... Output Leak Current LO CS ≥ V Supply Current I V CCS (Standby) I/O Wire Cycle Average Supply 82C55A-2 I Current (Active) CC ...8 MHzCPU Timing Conditions MSM82C55A-2RS MSM82C55A-2GS MSM82C55A-2vJS Ta = 25°C with respect –0 GND –0 — 1 25°C Symbol Range – Symbol Min ...
Page 5
... KD t WOB t AOB t SIB t RIB t RIT t SIT t AIT t WIT = 0.8 V and V = 2.2 V for both inputs and outputs MSM82C55A-2RS/GS/VJS ( –40 to +85°C) CC MSM82C55A-2 Remarks Unit Min. Max. 20 — ns — — ns 100 120 ns — 200 — — ...
Page 6
... Basic Output Operation (Mode CS Port Output Strobe Input Operation (Mode 1) STB IBF INTR RD Port Input SIB t SIT t RIT MSM82C55A-2RS/GS/VJS RIB 6/26 ...
Page 7
... Strobe Output Operation (Mode 1) WR OBF INTR ACK Port Output Bidirectional Bus Operation (Mode 2) WR OBF INTR ACK STB IBF Port WOB t WIT WOB SIB MSM82C55A-2RS/GS/VJS t AOB t AIT AK t AOB RIB 7/26 ...
Page 8
... Note: The direction of flowing into the device is taken as positive for the output current. ) vs. Output Current ( – 85° 5 –1 –2 –3 –4 –5 Output Current I (mA vs. Output Current ( 5 –40 to +85° Output Current I (mA) OL MSM82C55A-2RS/GS/VJS 8/26 ...
Page 9
... When high level, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however. When low level, data is transferred from MSM82C55A-2 to CPU. When low level, data or control words are transferred from CPU to MSM82C55A-2 ...
Page 10
... Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input) Single bit set/reset function for port C When port C is defined as an output port possible to set (to turn to high level) or reset (to turn to low level) any one of 8 bits individually without affecting other bits. MSM82C55A-2RS/GS/VJS ~ ...
Page 11
... C. Definition of input/ output of 8 bits of port B. Mode definition of group B. Definition of input/ output of high order 4 bits of port C. Definition of input/ output of 8 bits of port A. Mode definition of group A. MSM82C55A-2RS/GS/VJS Operation 0 = Output 1 = Input 0 = Output 1 = Input 0 = Mode Mode Output 1 = Input 0 = Output 1 = Input D ...
Page 12
... Interrupt Control Function When the MSM82C55A-2 is used in mode 1 or mode 2, the interrupt signal for the CPU is provided. The interrupt request signal is output from port C. When the internal flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output ...
Page 13
... Input Output 0 0 Input Input 0 1 Input Input 1 0 Input Input 1 1 Input Input is set, while INTE 4 MSM82C55A-2RS/GS/VJS Group B Low Order 4 Bits Port B of Port C Output Output Output Input Input Output Input Input Output Output Output Input Input Ouput Input ...
Page 14
... This is the signal used to interrupt the CPU when a terminal receives data from the CPU via the MSM82C55A-5. It indicates the occurrence of the interrupt in high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the ACK ...
Page 15
... INTR I STB IBF INTR 0 B MSM82C55A-2RS/GS/VJS Group A: Output Group B: Input Group B: Output INTR INTR B B OBF IBF B B STB ACK B B INTR INTR A A I/O I/O I/O I/O ACK ACK A A OBF OBF ...
Page 16
... Selection of I when not defined as a control pin Input 0 = Output STB IBF INTR 3 A Group A: Mode 1 Input I Group B: Mode 1 Output OBF ACK INTR 0 B MSM82C55A-2RS/GS/VJS and 16/26 ...
Page 17
... Following is an example of the relation between the control word and the pin when used in mode 2. When input in mode 2 for group A and in mode 1 for group B. PC INTR OBF INTE ACK STB INTE IBF 5 A Function Confirmed to the Group B Mode INTR A STBA IBF A ACK A OBF A MSM82C55A-2RS/GS/VJS 17/26 ...
Page 18
... When group A is set to mode 2, this bit is treated as "Don't Care". PC INTR OBF PC 7 ACK PC 6 STB IBF STB IBF 1 PC INTR 0 MSM82C55A-2RS/GS/VJS and Group A: Mode 2 A Group B: Mode 1 Input 18/26 ...
Page 19
... I/O I STB ACK IBF Controlled at the 3rd bit ( the Control Word bits can be accessed by the bit set/reset function only can be accessed by normal write operation - MSM82C55A-2RS/GS/VJS INTR I/O I/O I/O A INTR I/O I/O I/O A STB I/O IBF INTR B B ACK ...
Page 20
... Be sure to keep the RESET signal at power ON in the high level at least for 50 ms. Subsequently, it becomes the input mode at a high level pulse above 500 ns. Note: Comparison of MSM82C55A-5 and MSM82C55A-2 MSM82C55A-5 After a write command is executed to the command register, the internal latch is cleared in PORTA PORTC ...
Page 21
... High-speed device (New) M80C85AH M80C86A-10 M80C88A-10 M82C84A-2 M81C55-5 M82C37B-5 M82C51A-2 M82C53-2 M82C55A-2 Remarks Low-speed device (Old) M80C85A/M80C85A-2 8bit MPU 16bit MPU M80C86A/M80C86A-2 8bit MPU M80C88A/M80C88A-2 Clock generator M82C84A/M82C84A-5 RAM.I/O, timer M81C55 DMA controller M82C37A/M82C37A-5 USART M82C51A Timer M82C53-5 PPI M82C55A-5 MSM82C55A-2RS/GS/VJS 21/26 ...
Page 22
... Electrical Characteristics 3-1) DC Characteristics Parameter ''L'' Output Voltage ''H'' Output Voltage Average Operating Current As shown above, the DC characteristics of the MSM82C55A-2 satisfies the DC characteristics of the MSM82C55A-5. 3-2) AC Characteristics Parameter Address Hold Time for RD Rising RD Pulse Width Difined Data Output Delay Time From RD Falling ...
Page 23
... STB Falling to IBF Rising Delay Time RD Rising to IBF Falling Delay Time RD Falling to INTR Falling Delay Time STB Rising to INTR Rising Delay Time ACK Rising to INTR Rising Delay Time WR Falling to INTR Falling Delay Time As shown above, the MSM82C55A-2 satisfies the characteristics of the MSM82C55A-5. Symbol MSM82C55A minimum WA ...
Page 24
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM82C55A-2RS/GS/VJS (Unit : mm) Package material Epoxy resin ...
Page 25
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM82C55A-2RS/GS/VJS (Unit : mm) Package material Epoxy resin ...
Page 26
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM82C55A-2RS/GS/VJS (Unit : mm) Package material Epoxy resin ...