IN74ACT253D Integral Corp., IN74ACT253D Datasheet

no-image

IN74ACT253D

Manufacturer Part Number
IN74ACT253D
Description
Manufacturer
Integral Corp.
Datasheet
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 4.5 to 5.5 V
• Low Input Current: 1.0 µA; 0.1 µA @ 25°C
• Outputs Source/Sink 24 mA
HC/HCT253. The IN74ACT253 may be used as a level converter
for interfacing TTL or NMOS outputs to High Speed CMOS
inputs.
multiplexer. Each multiplexer has an active-low Output Enable
control and a three-state noninverting output.
• TTL/NMOS Compatible Input Levels
The IN74ACT253 is identical in pinout to the LS/ALS253,
The Address Inputs select one of four Data Inputs from each
D
LOGIC DIAGRAM
UAL
PIN 8 = GND
PIN 16 =V
4-I
NPUT
CC
High-Speed Silicon-Gate CMOS
WITH
D
ATA
IN74ACT253
3-S
TATE
S
ELECTOR
1
O
TPUTS
D0,D1...D3=the level of the
respective Data Input
Z = high impedance
X = don’t care
/M
A1
X
H
H
L
L
ULTIPLEXER
ORDERING INFORMATION
T
FUNCTION TABLE
A0
PIN ASSIGNMENT
IN74ACT253N Plastic
X
H
H
A
L
L
IN74ACT253D SOIC
Inputs
= -40° to 85° C for all
packages
Enable
Output
H
L
L
L
L
Output
D0
D1
D2
D3
Y
Z

Related parts for IN74ACT253D

IN74ACT253D Summary of contents

Page 1

... PIN 16 =V PIN 8 = GND IN74ACT253 D S NPUT ATA ELECTOR 3-S O WITH TATE High-Speed Silicon-Gate CMOS ULTIPLEXER TPUTS ORDERING INFORMATION IN74ACT253N Plastic IN74ACT253D SOIC T = -40° to 85° C for all A packages PIN ASSIGNMENT FUNCTION TABLE Inputs A1 A0 Output Enable ...

Page 2

MAXIMUM RATINGS Symbol Parameter V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Output Voltage (Referenced to GND) OUT I DC Input Current, per Pin Output Sink/Source ...

Page 3

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND) Symbol Parameter V Minimum High- IH Level Input Voltage V Maximum Low - IL Level Input Voltage V Minimum High- OH Level Output Voltage V Maximum Low- OL Level Output Voltage I Maximum Input ...

Page 4

AC ELECTRICAL CHARACTERISTICS(V Symbol Parameter t Propagation Delay,Address to Output Y PLH (Figure 1) t Propagation Delay,Address to Output Y PHL (Figure 1) t Propagation Delay, Data to Output Y PLH (Figure 1) t Propagation Delay, Data to Output Y ...

Page 5

IN74ACT253 EXPANDED LOGIC DIAGRAM 5 ...

Related keywords