IN74LS138N Integral Corp., IN74LS138N Datasheet
IN74LS138N
Manufacturer Part Number
IN74LS138N
Description
3-to-8 line decoder/demultiplexer
Manufacturer
Integral Corp.
Datasheet
1.IN74LS138N.pdf
(3 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
3-to-8-Line Decoder/Demultiplexer
high-performance memory-decording or data-routing applications
requiring very short propagation delay time. In high-performance
memory systems this decode can be used to minimize the effects of
system decoding. When employed with high-speed memories utilizing
a fast enable circuit the delay times of this decorder and the enable
time of the memory are usually less than the typical access times of the
memory. This means that the effective system delay introduced by the
schottky-clampled system decoder is negligible.
This schottky-clamped TTL MSI circuit is designed to be used in
Designed Specifically for High Speed Memory Decoders and Data
Transmission Systems
Incorporate 3 Enabler Inputs to Simplify Cascading AND/OR Data
Reception
Schottky Clamped for High Performance
LOGIC DIAGRAM
PIN 8 = GND
PIN 16 =V
CC
H = high level (steady state)
L = low level (steady state)
X = don’t care
CS1 CS2 CS3
X X H
X H X
L X X
H L L
H L L
H L L
H L L
H L L
H L L
H L L
H L L
Inputs
FUNCTION TABLE
A2 A1 A0
X X X
X X X
X X X
H H H
L H H
H L H
H H L
L L H
L H L
H L L
L L L
ORDERING INFORMATION
PIN ASSIGNMENT
TECHNICAL DATA
IN74LS138N Plastic
IN74LS138D SOIC
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
T
IN74LS138
for all packages
A
H H H H H H H H
H H H H H H H H
H H H H H H H H
L H H H H H H H
H L H H H H H H
H H L H H H H H
H H H L H H H H
H H H H L H H H
H H H H H L H H
H H H H H H L H
H H H H H H H L
= 0 to 70 C
Outputs
1
Related parts for IN74LS138N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Hex non-inverted buffers with open-collector outputs
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Hex schmitt-trigger inverter high-speed silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Hex inverter high-speed silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Quad 2-input AND gate high-speed silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
1-of-8 decoder/demultiplexer high-speed silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Dual 1-of-4 decoder/demultiplexer high-speed silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
8-bit serial-input/parallel-output shift register
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Quad 2-input NOR gate, high-voltage silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Counter/driver, high-voltage silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Analog multiplexer demultiplexer, high-performance silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
Part Number:
Description:
Analog multiplexer demultiplexer, high-performance silicon-gate CMOS
Manufacturer:
Integral Corp.
Datasheet:
IN74LS138N Summary of contents
Page 1
... Incorporate 3 Enabler Inputs to Simplify Cascading AND/OR Data Reception Schottky Clamped for High Performance LOGIC DIAGRAM PIN PIN 8 = GND TECHNICAL DATA IN74LS138 ORDERING INFORMATION IN74LS138N Plastic IN74LS138D SOIC T A for all packages PIN ASSIGNMENT FUNCTION TABLE Inputs CS1 CS2 CS3 ...
Page 2
IN74LS138 * MAXIMUM RATINGS Symbol V Supply Voltage CC V Input Voltage IN V Output Voltage OUT Tstg Storage Temperature Range * Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted ...
Page 3
AC ELECTRICAL CHARACTERISTICS ns 6.0 ns) f Symbol Parameter t Maximum Propagation Delay, Input A to PLH Output Y t Maximum Propagation Delay, Input A to PHL Output Y t Maximum Propagation Delay, Input A to PLH Output ...