OV6630 ETC-unknow, OV6630 Datasheet
OV6630
Available stocks
Related parts for OV6630
OV6630 Summary of contents
Page 1
... Image enhancement - brightness, contrast, gamma, saturation, sharpness, window, etc. Internal/external synchronization General Description The OV6630 (color) and OV6130 (black and white) CMOS Im- age sensors are single-chip video/imaging camera devices designed to provide a high level of functionality in a single, small-footprint package. Both devices incorporate a 352 x 288 image array capable of operating frames per second image capture ...
Page 2
... Automatic Gain Control (AGC) selection “0” – Disable AGC “1” – Enable AGC Note: This function is disabled when OV6630/OV6130 sensor is configured in I Frame exposure control “0” – Disable frame exposure control “1” – Enable frame exposure control Charge pump voltage ...
Page 3
... Function Description (Note: References to color features do not apply to the OV6130 B&W Digital Image Sensor.) 1.1 Overview Referring to Figure 2 below, the OV6630 sensor includes a 356 x 292 resolution image array, an analog signal processor, dual 8-bit A/D converters, analog video multiplexer, digital data formatter, video 2 port interface, registers, and digital controls that include timing block, exposure control, black level control, and white balance ...
Page 4
... Note that modifying window size and/or position does not change frame or data rate. The OV6630/OV6130 imager alters the assertion of the HREF signal to be consistent with the programmed horizontal and vertical region. The default output window is 352 x 288. ...
Page 5
... Vertical Timing Figure 3. Zoom Video Port Timing 1.2.6 Video Output The video output port of the OV6630/OV6130 image sensors provides a number of output format/standard options to suit many different application requirements. Table 2. Digital Output Format, below, indicates the output formats available. These formats are user programmable through the I Format) ...
Page 6
... FODD, and CHSYNC as standard output video timing signals. The OV6630/OV6130 imager can also be programmed to provide RGB raw data in 16-bit, 8-bit, and 4-bit format. The output sequence is matched to the OV6630 color filter pattern (See Figure 5. Pixel Data Bus (RGB Output) below): – Y channel output sequence Table 2 ...
Page 7
Y/UV swap is valid in 8-bit only. Y channel output sequence ··· 3. U/V swap means UV channel output sequence swap in YUV format, i.e ··· for 16 bit and ...
Page 8
PCLK HREF Y[7:0] UV[7:0] PCLK HREF Y[7:0] 10 Note pixel clock period.. T CLK clock is 17.73MHz. T The maximum is 15ns. March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS T CLK ...
Page 9
PCLK HREF Y[7:0] UV[7:0] PCLK HREF Y[7:0] Note pixel clock period.. T CLK clock is 17.73MHz. T The maximum is 15ns. March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS ...
Page 10
The default U/UV channel output port relation before MSB/LSB swap Table 5. Default Output Sequence MSB Output port Y7 Internal output data Y7 The relation after MSB/LSB swap changes to Table 6. Swapped MSB/LSB Output Sequence MSB Output port Y7 ...
Page 11
... It should be noted that FREX must remain high long enough to ensure the entire image array has been pre-charged. When data is being output from OV6630/OV6130, care must be taken so as not to expose the image array to light. This may affect the integrity of the image data captured. A mechanical shutter synchro- nized with the frame exposure rate can be used to minimize this situation ...
Page 12
... Configure OV6630/OV6130 Two methods are provided to configure OV6630/OV6130 for specific application requirements. At power up, OV6630/OV6130 reads the status of certain pins to determine what, if any, power up pin programming default settings are requested. Once the reading of the external pins status is completed, the device configures its internal registers according to the ...
Page 13
FREX T IN HSYNC ARRAY T PRECHARGE Array Precharge Period T DATA OUTPUT VSYNC HREF Note: T =292 increase with the clock divider CLK[5:0 array exposure time which is decided by external master ...
Page 14
March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS Version 1.0 14 ...
Page 15
Electrical Characteristics Table 10. DC Characteristics (0 C Symbol Supply V Supply voltage DD1 (DEVDD, ADVDD, AVDD, SVDD, DVDD) V Supply voltage (DOVDD) DD2 I Supply current DD1 (@50Hz frame rate and 3.3V digital I/O with 25pF plus 1TTL ...
Page 16
... In Interlaced Mode, there are even/odd field different (t8). When In Progressive Scan Mode, only frame timing same as Even field(t8). 2. After VSYNC falling edge, OV6630 will output black reference level, the line number is T tween the 1st HREF rising edge after VSYNC falling edge and 1st valid data CHSYNC rising edge. Then valid data, then black reference, line number is T rising edge after VSYNC rising edge ...
Page 17
R 0.0075 4 CORNERS Top View March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS 0.440 ±0.005 31 0.020 ±0.008 TYP 18 R 0.0075 48 PLCS +0.012 0.560 SQ -0.005 ...
Page 18
... Package Center (0, 0) Table 14. Ordering Information Part Number OV6630 COLOR Image Sensor, CIF, Digital, I OV6130 B/W Image Sensor, CIF, Digital, I OmniVision Technologies, Inc. reserves the right to make changes without further notice to any product herein to improve reliability, function, or design. OmniVision Technologies, Inc. does not assume any liability arising out of the application or use of any product or circuit described herein; ...
Page 19
... OV6630/OV6130 image sensors are available through the I 2 interface. The I C port is enabled by asserting the I2CB line (pin 12) through a 10K resistor When the I DD (I2CB = 1), the OV6630/OV6130 imager operates as a slave device S START S START S START SLAVE ID - 110CCC0X CS2 (PIN 35) ...
Page 20
... ID addresses through function pins CS[2:0] (pins 35, 37, 34, respectively). 001 010 011 configures OV6630/OV6130 for single ID slave address with address C0 for writes and address C1 for reads. MULT is internally defaulted to a low condition. Version 1 supports multi-byte write and multi-byte 2 C Bus DATA A 2 ...
Page 21
... Reading of unimplemented sub- address returns unknown. March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS 2 C bus is the sub-address for 3.2 The table below provides a list and description of available I registers contained in the OV6630/OV6130 image sensor. Version 1.0 Register Set ...
Page 22
Table Registers Sub- Default address Register (hex) (hex) 00 GAIN 00 01 BLUE 80 02 RED 80 03 SAT 80 04 Rsvd 04 05 CTR 48 06 BRT 80 07 SHP C6 08-0B Rsvd 08-0B 0C ...
Page 23
... Common Control D COMD[7:2] – reserved bit. COMD[1] – PCLK polarity selection. “0” - OV6630/OV6130 output data at PCLK falling edge and data bus will be stable at PCLK rising edge; “1” - rising edge output data and stable at PCLK falling edge. This bit is disable and should use PCLK rising edge latch data bus in ITU-656 format (COMB[4]=1). COMD[0] – ...
Page 24
HREFST 38 18 HREFEND EA 19 VSTRT 03 1A VEND 92 1B PSHFT 00 1C MIDH 7F 1D MIDL A2 1E-1F Rsvd 1E-1F 20 COME 00 March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS by FSD[1:0]. ...
Page 25
... RW Automatic Exposure Control: Black pixel ratio adjustment AEB[7:0] – used as calculate black pixel ratio. OV6630 AEC algorithm is count whole field/ frame bright pixel (its luminance level is higher than a fixed level) and black pixel (its luminance level is lower than a fixed level) number. When bright/black pixel ratio is same as the ratio defined by register [25] and [26], image stable ...
Page 26
... COMH[6] – “1” enable black/white mode. The vertical resolution will be higher than color mode when the imager works as BW mode. OV6630/OV6130 can’t work at 8- bit output in this mode. OV6630/OV6130 outputs data from Y port. UV port will be tri-state. COMB[5] and COMB[4] will be set to “0”. “0” normal color mode. ...
Page 27
Rsvd COMJ 03 2E VCOFF 80 2F – 32 Rsvd 2F–32 33 CPP 00 34 BIAS A2 35-37 Rsvd 35- COMK 81 39 COML 00 March 4, 2000 SINGLE IC CMOS COLOR AND B/W ...
Page 28
HSST 0F 3B HSEND 3C 3C COMM 21 3D COMN 08 3E COMO 80 3F COMP 02 40-4C Rsvd 40-4C 4D YMXA 02 4E ARL A0 March 4, 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS COML[2] – ...
Page 29
YMXB 00 50-53 Rsvd 50-53 54 COMQ 09 55-56 Rsvd 55-56 57 DBL 81 58 Rsvd OFC SAWB 00 5C Rsvd 5C 13 March 4, 2000 SINGLE IC CMOS COLOR AND ...