M11B416256A-25J ETC ETC, M11B416256A-25J Datasheet

no-image

M11B416256A-25J

Manufacturer Part Number
M11B416256A-25J
Description
M11B416256A-25J256 K x 16 DRAM EDO PAGE MODE
Manufacturer
ETC ETC
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M11B416256A-25J
Manufacturer:
ELITEMT
Quantity:
4 600
Part Number:
M11B416256A-25J
Manufacturer:
ELITEMT
Quantity:
4 600
Part Number:
M11B416256A-25J
Manufacturer:
ESMT
Quantity:
216
Part Number:
M11B416256A-25J
Manufacturer:
EMST
Quantity:
14 910
Part Number:
M11B416256A-25JP
Manufacturer:
ELITEMT
Quantity:
952
Part Number:
M11B416256A-25JP
Manufacturer:
ELITEMT
Quantity:
7 500
Part Number:
M11B416256A-25JP
Manufacturer:
ELITEMT
Quantity:
110 122
EliteMT
DRAM
FEATURES
GENERAL DESCRIPTION
Data-Output , 5V( ± 10%) single power supply. Access time (-25,-28,-30,-35,-40) and package type (SOJ, TSOP II) are optional
features of this family. All these family have CAS - before - RAS , RAS -only refresh and Hidden refresh capabilities.
the other staying high will result in a BYTE access. WORD access happens when two CAS ( CASL , CASH ) are used.
transiting low will output or input data into the upper byte (IO8~15).
PIN ASSIGNMENT
Elite Memory Technology Inc
CASL transiting low during READ or WRITE cycle will output or input data into the lower byte (IO0~IO7), and CASH
The M11B416256A is a randomly accessed solid state memory, organized as 262,144 x 16 bits device. It offers Extended
Two access modes are supported by this device : Byte access and Word access. Use only one of the two CAS and leave
and HIDDEN
X16 organization
EDO (Extended Data-Output) access mode
2 CAS Byte/Word Read/Write operation
Single 5V ( ± 10%) power supply
TTL-compatible inputs and outputs
512-cycle refresh in 8ms
Refresh modes : RAS only, CAS BEFORE RAS (CBR)
JEDEC standard pinout
Key AC Parameter
-25
-28
-30
-35
-40
t
RAC
25
28
30
35
40
t
CAC
10
11
8
9
9
I/O0
I/O1
I/O2
I/O3
V
I/O4
I/O5
I/O6
I/O7
RA S
V
V
W E
N C
N C
N C
A0
A1
A2
A3
C C
C C
C C
10
11
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
SOJ Top View
t
43
48
55
65
75
RC
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
t
10
12
14
16
11
PC
V
I/O1 5
I/O1 4
I/O1 3
I/O1 2
V
I/O1 1
I/O1 0
I/O9
I/O8
N C
CASL
C A S H
OE
A8
A7
A6
A5
A4
V
S S
S S
S S
ORDERING INFORMATION - PACKAGE
40-pin 400mil SOJ
44 / 40-pin 400mil TSOP (TypeII)
I/O0
I/O1
I/O2
I/O3
V
I/O4
I/O5
I/O6
I/O7
RA S
V
V
N C
N C
W E
N C
A0
A1
A2
A3
C C
C C
C C
TSOP (TypeII) Top View
M11B416256A-25T
M11B416256A-28T
M11B416256A-30T
M11B416256A-35T
M11B416256A-40T
M11B416256A-25J
M11B416256A-28J
M11B416256A-30J
M11B416256A-35J
M11B416256A-40J
PRODUCT NO.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
Publication Date : Feb. 2004
Revision : 1.9
256 K x 16 DRAM
EDO PAGE MODE
V
I/O1 5
I/O1 4
I/O1 3
I/O1 2
V
I/O1 1
I/O1 0
I/O 9
I/O 8
N C
CASL
C A S H
OE
A8
A7
A6
A5
A4
V
S S
S S
S S
M11B416256A
PACKING TYPE
TSOPII
SOJ
1/15

Related parts for M11B416256A-25J

M11B416256A-25J Summary of contents

Page 1

... M11B416256A 256 DRAM EDO PAGE MODE 40-pin 400mil SOJ 44 / 40-pin 400mil TSOP (TypeII) PRODUCT NO. PACKING TYPE M11B416256A-25J M11B416256A-28J M11B416256A-30J M11B416256A-35J M11B416256A-40J M11B416256A-25T M11B416256A-28T M11B416256A-30T M11B416256A-35T M11B416256A-40T TSOP (TypeII) Top View ...

Page 2

... Column Address Strobe / Lower Byte Control CASL Input Write Enable WE Input Output Enable OE Input / Output Data Input / Output V Supply Power Ground Ground Connect M11B416256A DATA-IN BUFFER DATA-OUT BUFFER 16 512 16 SENSE AMPLIFIERS I/O GATING 8 512 x 16 512 x 512 x 16 MEMORY ARRAY GENERATOR DESCRIPTION Publication Date : Feb ...

Page 3

... CONDITIONS 0V ≤ V ≤ V (max ≤ V ≤ V OUT CC Output(s) disable 4 CONDITIONS =min -0. CAS = M11B416256A SYMBOL MIN MAX V 4.5 5 2 -0 ...

Page 4

... RCD CRP ASR RAH RAD ASC CAH RAL M11B416256A TYP MAX UNIT - 0V) (note 14) SS -30 -35 - 105 ...

Page 5

... CSR CHR OEH OES OEHC OEP ORD CLCH COH WHZ M11B416256A -30 -35 - ...

Page 6

... Last rising CAS edge to first falling CAS edge. 24. Each CAS must meet minimum pulse width. ≥ AWD tAWD(min) 25. Referenced to the latter CAS falling edge. 26. All IOs controlled regardless CASL and CASH . M11B416256A ) is indeterminate. OE held high and IH low, a LATE WRITE refresh requirement is exceeded. REF ...

Page 7

... ROW ROW ROW M11B416256A NOTES DQ S COL X High-Z COL Data-Out COL Lower Byte, Data-Out COL Upper Byte, Data-Out COL Data-In Lower Byte, Data-In , COL Upper Byte, High-Z Lower Byte, High-Z , COL ...

Page 8

... M11B416256A ...

Page 9

... specification. PC M11B416256A ...

Page 10

... specification. PC M11B416256A ...

Page 11

... RAS ONLY REFRESH CYCLE (ADDR = A0~ DON’T CARE M11B416256A ...

Page 12

... M11B416256A ...

Page 13

... E 10.030 10.160 10.290 1 0.110 REF E 2 0.015 0.018 0.022 R 1 θ 0.025 REF 1 0.007 0.010 0.014 D 0.050 BSC M11B416256A Detail "A" Detail "A" θ Dimension in mm Dimension in inch Min Norm Max Min 0 ...

Page 14

... REF 11.96 0.455 0.463 0.471 10.29 0.395 0.400 0.4 0.69 0.016 0.023 0.027 0.031 REF 0.0315 BSC ° ° 7 REF O ~ M11B416256A Publication Date : Feb. 2004 Revision : 1.9 14/15 ...

Page 15

... If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications. Elite Memory Technology Inc Important Notice M11B416256A Publication Date : Feb. 2004 Revision : 1.9 15/15 ...

Related keywords