AT32UC3C1512C Atmel Corporation, AT32UC3C1512C Datasheet - Page 59

no-image

AT32UC3C1512C

Manufacturer Part Number
AT32UC3C1512C
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3C1512C

Flash (kbytes)
512 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
81
Ext Interrupts
100
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
7
Twi (i2c)
3
Uart
5
Can
2
Lin
5
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
68
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
22
Input Capture Channels
12
Pwm Channels
19
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3C1512C
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3C1512C-AUR
Manufacturer:
Atmel
Quantity:
1 402
Part Number:
AT32UC3C1512C-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1512C-AUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3C1512C-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1512C-AZR
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
AT32UC3C1512C-AZR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1512C-AZT
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
AT32UC3C1512C-AZT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3C1512C-AZT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3C1512C-U
Manufacturer:
ATMEL
Quantity:
997
Part Number:
AT32UC3C1512C-Z
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
7.3
Table 7-2.
32000D–04/2011
Configure field setting
0x0
0x1
0x2
0x3
0x4
0x5
0x6
0x7
0x8
0x9
0xA
0xB
0xC
0xD
0xE
0xF
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
Other
Monitorable events
Monitorable events
Event monitored and counted
Instruction cache miss. Incremented once for each instruction fetch from a cacheable memory area that did
not hit in the cache.
Instruction fetch stage stall. Incremented every cycle the memory system is unable to deliver an instruction
to the CPU.
Data hazard stall. Incremented every cycle the condition is true.
ITLB miss.
DTLB miss.
Branch instruction executed. May or may not be taken.
Branch mispredicted.
Instruction executed. Incremented once each time an instruction is completed.
Stall due to data cache write buffers full. Incremented once for each occurrence.
Stall due to data cache write buffers full. Incremented every cycle the condition is true.
Stall due to data cache read miss. Incremented once for each data access to a cacheable memory area
that did not hit in the cache.
Stall due to data cache read miss. Incremented every cycle the pipeline is stalled due to a data access to a
cacheable memory area that did not hit in the cache.
Write access counter. Incremented once for each write access.
Write access counter. Incremented every cycle a write access is ongoing.
Read access counter. Incremented once for each read access.
Read access counter. Incremented every cycle a read access is ongoing.
Cache stall counter. Incremented once for each read or write access that stalls.
Cache stall counter. Incremented every cycle a read or write access stalls. Write accesses are counted
only until the write is put in the write buffer.
Cache access counter. Incremented once for each read or write access.
Cache access counter. Incremented every cycle a read or write access is ongoing. Write accesses are
counted only until the write is put in the write buffer.
Data cache line writeback. Incremented once when a line containing dirty data is replaced in the cache.
Accumulator cache hit
Accumulator cache miss
BTB hit. Incremented once per hit occurrence.
Micro-ITLB miss. Incremented once per miss occurrence.
Micro-DTLB miss. Incremented once per miss occurrence.
Reserved.
The following events can be monitored by the performance counters, depending on the setting
of CONF0 and CONF1, see
Table 7-2 on page
59.
AVR32
59

Related parts for AT32UC3C1512C