AT32UC3C1512C Atmel Corporation, AT32UC3C1512C Datasheet - Page 6

• Manufacturer Part Number: AT32UC3C1512C
• Manufacturer: Atmel Corporation

Specifications of AT32UC3C1512C

• Flash (kbytes): 512 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 81
• Ext Interrupts: 100
• Usb Transceiver: 1
• Quadrature Decoder Channels: 2
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 7
• Twi (i2c): 3
• Uart: 5
• Can: 2
• Lin: 5
• Ssc: 1
• Ethernet: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 4
• Dac Resolution (bits): 12
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 68
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6 or 4.5 to 5.5
• Operating Voltage (vcc): 3.0 to 3.6 or 4.5 to 5.5
• Fpu: Yes
• Mpu / Mmu: Yes / No
• Timers: 6
• Output Compare Channels: 22
• Input Capture Channels: 12
• Pwm Channels: 19
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

2.3
6
Instruction Organization
AVR32
AVR32 can access data of size byte, halfword, word and doubleword using dedicated instruc-
tions. The memory system can support unaligned accesses for selected load/store instructions
in some implementations. Any other unaligned access will cause an address exception.
For performance reasons, the user should make sure that the stack always is word aligned. This
means that only word instructions can be used to access the stack. When manipulating the
stack pointer, the user has to ensure that the result is word aligned before trying to load and
store data on the stack. Failing to do so will result in performance penalties. Code will execute
correctly if the stack is unaligned but with a significant performance penalty.
The AVR32 instruction set has both compact and extended instructions. Compact instructions
denotes the instructions which have a length of 16 bits while extended instructions have a length
of 32 bits.
All instructions must be placed on halfword boundaries, see
instructions can be both aligned and unaligned to halfword boundaries. In normal instruction
flow, the instruction buffer will always contain enough entries to ensure that compact, aligned
extended and unaligned extended instructions can be issued in a single cycle.
Change-of-flow operations such as branches, jumps, calls and returns may in some implemen-
tations require the instruction buffer to be flushed. The user should consult the Technical
Reference Manual for the specific implementation in order to determine how alignment of the
branch target address affects performance.
Table 2-2.
Byte Address
Byte Address
Instructions are stored in memory in a big endian fashion and must be aligned on
half word boundaries
0
0
H1
E2
C1
F2
D
A
I
1
1
2
2
H2
E1
C2
F1
G
B
J
3
3
Table 2-2 on page
Word Address
N+24
N+20
N+16
N+12
N+8
N+4
N
6. Extended
32000D–04/2011