AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 109
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C5132
Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C5132.pdf
(3 pages)
2.AT89C5132.pdf
(182 pages)
3.AT89C5132.pdf
(38 pages)
4.AT89C5132.pdf
(33 pages)
Specifications of AT89C5132
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
18.3.1
18.3.2
4173E–USB–09/07
Transmission
(Mode 0)
Reception
(Mode 0)
Figure 18-3. Serial I/O Port Block Diagram (Mode 0)
To start a transmission mode 0, write to SCON register clearing Bits SM0, SM1.
As shown in Figure 18-4, writing the byte to transmit to SBUF register starts the transmission.
Hardware shifts the LSB (D0) onto the RXD pin during the first clock cycle composed of a high
level then low level signal on TXD. During the eighth clock cycle the MSB (D7) is on the RXD
pin. Then, hardware drives the RXD pin high and asserts TI to indicate the end of the
transmission.
Figure 18-4. Transmission Waveforms (Mode 0)
To start a reception in mode 0, write to SCON register clearing SM0, SM1 and RI Bits and set-
ting the REN bit.
As shown in Figure 18-5, Clock is pulsed and the LSB (D0) is sampled on the RXD pin. The D0
bit is then shifted into the shift register. After eight sampling, the MSB (D7) is shifted into the shift
register, and hardware asserts RI bit to indicate a completed reception. Software can then read
the received byte from SBUF register.
Write to SBUF
SCON.6
SCON.1
M3 M2 M1 M0
SM1
Mode Decoder
TI
Controller
RXD
TXD
Mode
TI
SCON.7
SCON.0
SM0
RI
D0
D1
D2
D3
SBUF Rx SR
SBUF Tx SR
Baud Rate
Controller
D4
D5
D6
AT89C5132
D7
RXD
TXD
109