AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 130
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C5132
Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C5132.pdf
(3 pages)
2.AT89C5132.pdf
(182 pages)
3.AT89C5132.pdf
(38 pages)
4.AT89C5132.pdf
(33 pages)
Specifications of AT89C5132
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
130
AT89C5132
Reset Value = 0001 0100b
Note:
Table 99. SPSTA Register
SPSTA (S:C4h) – SPI Status Register
Reset Value = 00000 0000b
Table 100. SPDAT Register
SPDAT (S:C5h) – Synchronous Serial Data Register
Reset Value = XXXX XXXXb
Bit Number
Bit Number
Bit Number
SPD7
SPIF
1 - 0
7 - 0
3:0
7
7
6
5
4
7
1. When the SPI is disabled, SCK outputs high level.
Mnemonic
Mnemonic
Mnemonic
SPR1:0
SPD7:0
WCOL
WCOL
MODF
SPD6
SPIF
Bit
Bit
Bit
6
6
-
-
Description
SPI Rate Bits 0 and 1
Refer to Table 97 for bit rate description.
Description
SPI Interrupt Flag
Set by hardware when an 8-bit shift is completed.
Cleared by hardware when reading or writing SPDAT after reading SPSTA.
Write Collision Flag
Set by hardware to indicate that a collision has been detected.
Cleared by hardware to indicate that no collision has been detected.
Reserved
The values read from this bit is indeterminate. Do not set this bit.
Mode Fault
Set by hardware to indicate that the SS pin is at an appropriate level.
Cleared by hardware to indicate that the SS pin is at an inappropriate level.
Reserved
The values read from these Bits are indeterminate. Do not set these Bits.
Description
Synchronous Serial Data
SPD5
5
5
-
MODF
SPD4
4
4
SPD3
3
3
-
SPD2
2
2
-
SPD1
1
1
-
4173E–USB–09/07
SPD0
0
0
-