AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 64
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C5132
Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C5132.pdf
(3 pages)
2.AT89C5132.pdf
(182 pages)
3.AT89C5132.pdf
(38 pages)
4.AT89C5132.pdf
(33 pages)
Specifications of AT89C5132
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Figure 14-6. Voice or Sound Mode Audio Flows
Note:
14.7
64
1. An under-run occurrence signifies that the C51 core did not respond to the previous sample request interrupt. It may never
Registers
AT89C5132
occur for a correct voice/sound generation. It is the user’s responsibility to mask it or not.
Program Audio Clock
Voice/Song Mode
Enable DAC System
Configure Interface
JUST4:0 = XXXXXb
Configuration
DUP1:0 = XX
AUDEN = 1
DSIZ = X
HLR = X
POL = X
Clock
Table 51. AUDCON0 Register
AUDCON0 (S:9Ah) – Audio Interface Control Register 0
Reset Value = 0000 1000b
Table 52. AUDCON1 Register
AUDCON1 (S:9Bh) – Audio Interface Control Register 1
Bit Number
JUST4
7-3
7
2
1
0
7
–
Set MSREQ & MUDRN
Load 8 Samples in the
Mnemonic
Enable Interrupt
JUST4:0
Wait for DAC
Audio Buffer
JUST3
Enable Time
DSIZ
POL
HLR
EAUD = 1
Bit
6
6
–
Description
Audio Stream Justification Bits
Refer to Section "Data Converter", page 61 for bits description.
DSEL Signal Output Polarity
Set to output the left channel on high level of DSEL output (PCM mode).
Clear to output the left channel on the low level of DSEL output (I
Audio Data Size
Set to select 32-bit data output format.
Clear to select 16-bit data output format.
High/Low Rate Bit
Set by software when the PLL clock frequency is 384·Fs.
Clear by software when the PLL clock frequency is 256·Fs.
MSREQ
JUST2
1
5
5
MUDRN
JUST1
4
4
Load 4 Samples in the
Service Routine
Sample Request?
Audio Interrupt
Audio Buffer
SREQ = 1?
JUST0
3
3
-
DUP1
POL
2
2
Under-run Condition
DUP0
DSIZ
2
1
S mode).
1
1
4173E–USB–09/07
AUDEN
HLR
0
0