AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C5132
Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C5132.pdf
(3 pages)
2.AT89C5132.pdf
(182 pages)
3.AT89C5132.pdf
(38 pages)
4.AT89C5132.pdf
(33 pages)
Specifications of AT89C5132
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
4173E–USB–09/07
Table 7. UART Signal Description
Table 8. SPI Controller Signal Description
Table 9. TWI Controller Signal Description
Table 10. A/D Converter Signal Description
AREFP
AREFN
Signal
Signal
Signal
Signal
AIN1:0
Name
Name
Name
Name
MISO
MOSI
RXD
TXD
SCK
SCL
SDA
SS
Type
Type
Type
Type
I/O
I/O
I/O
I/O
I/O
I/O
O
I
I
I
I
Description
Receive Serial Data
RXD sends and receives data in serial I/O mode 0 and receives data in serial
I/O modes 1, 2 and 3.
Transmit Serial Data
TXD outputs the shift clock in serial I/O mode 0 and transmits data in serial I/O
modes 1, 2 and 3.
Description
SPI Master Input Slave Output Data Line
When in master mode, MISO receives data from the slave peripheral. When in
slave mode, MISO outputs data to the master controller.
SPI Master Output Slave Input Data Line
When in master mode, MOSI outputs data to the slave peripheral. When in
slave mode, MOSI receives data from the master controller.
SPI Clock Line
When in master mode, SCK outputs clock to the slave peripheral. When in
slave mode, SCK receives clock from the master controller.
SPI Slave Select Line
When in controlled slave mode, SS enables the slave mode.
Description
TWI Serial Clock
When TWI controller is in master mode, SCL outputs the serial clock to the
slave peripherals. When TWI controller is in slave mode, SCL receives clock
from the master controller.
TWI Serial Data
SDA is the bidirectional Two Wire data line.
Description
A/D Converter Analog Inputs
Analog Positive Voltage Reference Input
Analog Negative Voltage Reference Input
This pin is internally connected to AVSS.
AT89C5132
Alternate
Alternate
Alternate
Alternate
Function
Function
Function
Function
P3.0
P3.1
P4.0
P4.1
P4.2
P4.3
P1.6
P1.7
-
-
-
7