AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C5132
Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C5132.pdf
(3 pages)
2.AT89C5132.pdf
(182 pages)
3.AT89C5132.pdf
(38 pages)
4.AT89C5132.pdf
(33 pages)
Specifications of AT89C5132
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
8
AT89C5132
Table 11. Keypad Interface Signal Description
Table 12. External Access Signal Description
Table 13. System Signal Description
Signal
KIN3:0
Signal
Signal
Name
Name
AD7:0
Name
A15:8
RST
ALE
TST
WR
ISP
RD
Type
Type
Type
I/O
I/O
I/O
O
O
O
I
I
I
Description
Keypad Input Lines
Holding one of these pins high or low for 24 oscillator periods triggers a
keypad interrupt.
Description
Address Lines
Upper address lines for the external bus.
Multiplexed higher address and data lines for the IDE interface.
Address/Data Lines
Multiplexed lower address and data lines for the external memory or the IDE
interface.
Address Latch Enable Output
ALE signals the start of an external bus cycle and indicates that valid address
information is available on lines A7:0. An external latch is used to demultiplex
the address from address/data bus.
ISP Enable Input
This signal must be held to GND through a pull-down resistor at the falling
reset to force execution of the internal bootloader.
Read Signal
Read signal asserted during external data memory read operation.
Write Signal
Write signal asserted during external data memory write operation.
Description
Reset Input
Holding this pin high for 64 oscillator periods while the oscillator is running
resets the device. The Port pins are driven to their reset conditions when a
voltage lower than V
This pin has an internal pull-down resistor which allows the device to be reset
by connecting a capacitor between this pin and V
Asserting RST when the chip is in Idle mode or Power-Down mode returns the
chip to normal operation.
Test Input
Test mode entry signal. This pin must be set to V
IL
is applied, whether or not the oscillator is running.
DD
DD
.
.
4173E–USB–09/07
Alternate
Alternate
Alternate
Function
Function
Function
P1.3:0
P2.7:0
P0.7:0
P3.7
P3.6
-
-
-
-