AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 89
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C5132
Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C5132.pdf
(3 pages)
2.AT89C5132.pdf
(182 pages)
3.AT89C5132.pdf
(38 pages)
4.AT89C5132.pdf
(33 pages)
Specifications of AT89C5132
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Figure 16-12. Command Line Controller Block Diagram
16.5.1
4173E–USB–09/07
Command Transmitter
Command Transmitter
Command Receiver
TX Pointer
RX Pointer
MMCON0.4
MMCON0.5
CRPTR
CTPTR
To send a command to the card, the user must load the command index (1 byte) and argument
(4 Bytes) in the command transmit FIFO using the MMCMD register. Before starting transmis-
sion by setting and clearing the CMDEN bit in MMCON1 register, the user must first configure:
•
•
•
Figure 16-13 summarizes the command transmission flow.
As soon as command transmission is enabled, the CFLCK flag in MMSTA is set indicating that
write to the FIFO is locked. This mechanism is implemented to avoid command over-run.
The end of the command transmission is signalled by the EOCI flag in MMINT register becoming
set. This flag may generate an MMC interrupt request as detailed in Section "Interrupt", page 96.
The end of the command transmission also resets the CFLCK flag.
The user may abort command loading by setting and clearing the CTPTR bit in MMCON0 regis-
ter which resets the write pointer to the transmit FIFO.
17-byte FIFO
5-byte FIFO
MMCMD
MMCMD
RESPEN bit in MMCON1 register to indicate whether a response is expected or not.
RFMT bit in MMCON0 register to indicate the response size expected.
CRCDIS bit in MMCON0 register to indicate whether the CRC7 included in the response will
be computed or not. In order to avoid CRC error, CRCDIS may be set for responses that do
not include CRC7.
MMSTA.0
CFLCK
Write
Read
MMCON1.0
Data Converter
CMDEN
Data Converter
RESPEN
MMCON1.1
// -> Serial
Serial -> //
Finished State Machine
Finished State Machine
RX COMMAND Line
TX COMMAND Line
MMCON0.1
RFMT
MMSTA.2
CRC7S
CRC7 and Format
MMCON0.0
Generator
CRCDIS
CRC7
Checker
RESPFS
MMSTA.1
MMINT.5
MMINT.6
EOCI
EORI
AT89C5132
MCMD
89