ATmega8515 Atmel Corporation, ATmega8515 Datasheet - Page 26

no-image

ATmega8515

Manufacturer Part Number
ATmega8515
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega8515

Flash (kbytes)
8 Kbytes
Pin Count
44
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
35
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
3
Input Capture Channels
1
Pwm Channels
3
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA8515
Manufacturer:
ATMEL
Quantity:
5 510
Part Number:
ATMEGA8515
Manufacturer:
NS
Quantity:
5 510
Part Number:
ATMEGA8515
Manufacturer:
AT
Quantity:
20 000
Part Number:
ATmega8515-16AC
Manufacturer:
MOT
Quantity:
3 450
Part Number:
ATmega8515-16AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8515-16AC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega8515-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8515-16AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega8515-16AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8515-16AU
Manufacturer:
ATMEL
Quantity:
4 500
Part Number:
ATmega8515-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8515-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega8515-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega8515-16JU
Quantity:
1 831
Part Number:
ATmega8515-16PU
Manufacturer:
AT
Quantity:
20 000
Address Latch Requirements
26
ATmega8515(L)
The control bits for the External Memory Interface are located in three registers, the
MCU Control Register – MCUCR, the Extended MCU Control Register – EMCUCR, and
the Special Function IO Register – SFIOR.
When the XMEM interface is enabled, it will override the settings in the data direction
registers corresponding to the ports dedicated to the interface. For details about this port
override, see the alternate functions in section “I/O Ports” on page 59. The XMEM inter-
face will auto-detect whether an access is internal or external. If the access is external,
the XMEM interface will output address, data, and the control signals on the ports
according to Figure 13 (this figure shows the wave forms without wait states). When
ALE goes from high to low, there is a valid address on AD7:0. ALE is low during a data
transfer. When the XMEM interface is enabled, also an internal access will cause activ-
ity on address-, data-, and ALE ports, but the RD and WR strobes will not toggle during
internal access. When the External Memory Interface is disabled, the normal pin and
data direction settings are used. Note that when the XMEM interface is disabled, the
address space above the internal SRAM boundary is not mapped into the internal
SRAM. Figure 12 illustrates how to connect an external SRAM to the AVR using an octal
latch (typically “74x573” or equivalent) which is transparent when G is high.
Due to the high-speed operation of the XRAM interface, the address latch must be
selected with care for system frequencies above 8 MHz @ 4V and 4 MHz @ 2.7V.
When operating at conditions above these frequencies, the typical old style 74HC series
latch becomes inadequate. The external memory interface is designed in compliance to
the 74AHC series latch. However, most latches can be used as long they comply with
the main timing parameters. The main parameters for the address latch are:
The external memory interface is designed to guaranty minimum address hold time after
G is asserted low of t
204). The D to Q propagation delay (t
ing the access time requirement of the external component. The data setup time before
G low (t
(dependent on the capacitive load).
Figure 12. External SRAM Connected to the AVR
D to Q propagation delay (t
Data setup time before G low (t
Data (address) hold time after G low (
su
) must not exceed address valid to ALE low (t
AVR
AD7:0
A15:8
ALE
WR
RD
h
= 5 ns (refer to t
pd
)
su
)
pd
LAXX_LD
) must be taken into consideration when calculat-
D
G
th
)
/t
LLAXX_ST
Q
in Table 98 to Table 105 on page
AVLLC
) minus PCB wiring delay
D[7:0]
A[15:8]
A[7:0]
RD
WR
SRAM
2512K–AVR–01/10

Related parts for ATmega8515