SAM3S1A Atmel Corporation, SAM3S1A Datasheet - Page 429

• Manufacturer Part Number: SAM3S1A
• Manufacturer: Atmel Corporation

Specifications of SAM3S1A

• Flash (kbytes): 64 Kbytes
• Pin Count: 48
• Max. Operating Frequency: 64 MHz
• Cpu: Cortex-M3
• # Of Touch Channels: 17
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Transceiver: 1
• Quadrature Decoder Channels: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 2
• Twi (i2c): 2
• Uart: 3
• Ssc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 12
• Adc Speed (ksps): 1000
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.62 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

26. Power Management Controller (PMC)
26.1
26.2
6500C–ATARM–8-Feb-11
Description
Embedded Characteristics
The Power Management Controller (PMC) optimizes power consumption by controlling all sys-
tem and user peripheral clocks. The PMC enables/disables the clock inputs to many of the
peripherals and the Cortex-M3 Processor.
The Supply Controller selects between the 32 kHz RC oscillator or the crystal oscillator. The
unused oscillator is disabled automatically so that power consumption is optimized.
By default, at startup the chip runs out of the Master Clock using the Fast RC oscillator running
at 4 MHz.
The user can trim the 8 and 12 MHz RC Oscillator frequency by software.
The Power Management Controller provides the following clocks:
Programmable Clock Outputs can be selected from the clocks provided by the clock generator
and driven on the PCKx pins.
• MCK, the Master Clock, programmable from a few hundred Hz to the maximum operating
• Processor Clock (HCLK), must be switched off when entering the processor in Sleep Mode.
• Free running processor Clock (FCLK)
• the Cortex-M3 SysTick external clock
• UDP Clock (UDPCK), required by USB Device Port operations.
• Peripheral Clocks, typically MCK, provided to the embedded peripherals (USART, SSC, SPI,
frequency of the device. It is available to the modules running permanently, such as the
Enhanced Embedded Flash Controller.
TWI, TC, HSMCI, etc.) and independently controllable. In order to reduce the number of clock
names in a product, the Peripheral Clocks are named MCK in the product datasheet.
SAM3S
429