SAM3S1A Atmel Corporation, SAM3S1A Datasheet - Page 919

no-image

SAM3S1A

Manufacturer Part Number
SAM3S1A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM3S1A

Flash (kbytes)
64 Kbytes
Pin Count
48
Max. Operating Frequency
64 MHz
Cpu
Cortex-M3
# Of Touch Channels
17
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Transceiver
1
Quadrature Decoder Channels
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
2
Twi (i2c)
2
Uart
3
Ssc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
12
Adc Speed (ksps)
1000
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
16
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
1.62 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
36.7.38
Name:
Addresses:
Access:
This register acts as a double buffer for the CDTY value. This prevents an unexpected waveform when modifying the wave-
form duty-cycle.
Only the first 16 bits (channel counter size) are significant.
• CDTYUPD: Channel Duty-Cycle Update
Defines the waveform duty-cycle. This value must be defined between 0 and CPRD (PWM_CPRx).
6500C–ATARM–8-Feb-11
31
23
15
7
PWM Channel Duty Cycle Update Register
30
22
14
PWM_CDTYUPDx [x=0..3]
0x40020208 [0], 0x40020228 [1], 0x40020248 [2], 0x40020268 [3]
6
Write-only.
29
21
13
5
28
20
12
4
CDTYUPD
CDTYUPD
CDTYUPD
27
19
11
3
26
18
10
2
25
17
9
1
SAM3S
24
16
8
0
919

Related parts for SAM3S1A